index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
/
include
/
soc
/
memlayout.ld
Age
Commit message (
Expand
)
Author
2016-04-21
imgtec/pistachio: Fix memlayout ASSERT with new binutils
Stefan Reinauer
2016-02-22
urara: Increase bootblock size
Julius Werner
2016-02-12
tegra132/pistachio: Increase romstage size in memlayout.ld
Julius Werner
2015-12-31
imgtec/pistachio: memlayout: update GRAM size
Ionela Voinescu
2015-12-31
imgtec/pistachio: Add SOC_REGISTERS memory region
Ionela Voinescu
2015-12-21
imgtec/pistachio: increase CBFS cache
Ionela Voinescu
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-09
verstage: use common program.ld for linking
Aaron Durbin
2015-08-09
imgtech/pistacho: Add vboot2 memory region
Patrick Georgi
2015-06-09
pistachio: increase romstage size
Ionela Voinescu
2015-06-02
Revert "pistashio: bump up romstage size"
Aaron Durbin
2015-05-26
pistashio: bump up romstage size
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-05-07
imgtec/pistachio: Add comment on the unusual memory layout
Patrick Georgi
2015-04-30
imgtech/pistachio: Give some more space to the bootblock
Patrick Georgi
2015-04-22
imgtec/pistachio: increase RAM CBFS cache size
Vadim Bendebury
2015-04-21
urara: Identity map DRAM/SRAM
Andrew Bresticker
2015-04-14
pistachio: increase size of bootblock to 18 KB
Ionela Voinescu
2015-04-14
pistachio: change memory layout as to allow bigger CBFS cache
Ionela Voinescu
2015-04-13
urara: add support for DMA coherent memory area
Ionela Voinescu
2015-04-13
pistachio: increase the size of romstage to 36K
Ionela Voinescu
2015-04-09
pistachio: modify memory layout
Vadim Bendebury
2015-04-07
pistachio: Change all SoC headers to <soc/headername.h> system
Julius Werner