summaryrefslogtreecommitdiff
path: root/src/soc/amd/stoneyridge/chip.h
AgeCommit message (Expand)Author
2019-07-31soc/amd/stoneyridge: Change code to accommodate Merlin Falcon SOCRichard Spiegel
2019-05-16soc/amd/stoneyridge: Move I2C bus clear out of gpio.cMarshall Dawson
2018-11-09mb/google/kahlee: Tune eDP panel initialization timeChris Wang
2018-10-11amd/stoneyridge: Indicate STAPM units in their nameRichard Spiegel
2018-10-10soc/amd/stoneyridge/gpio.c: Create I2C slave reset codeRichard Spiegel
2018-09-17mb/google/kahlee/variants/baseboard: Set STAPM percentageRichard Spiegel
2018-01-25soc/amd/stoneyridge: Add I2C devicetree support.Justin TerAvest
2017-11-20amd/stoneyridge: Fix SPD files and functions camel caseMarc Jones
2017-11-10soc/amd/stoneyridge: Add UMA settings to devicetreeAaron Durbin
2017-11-10soc/amd/common: Add DRAM clear option to northbridge.cRichard Spiegel
2017-11-03amd/stoneyridge: Clarify SPD structure in chip.hMarshall Dawson
2017-10-17soc/amd/stoneyridge: clean up chip.hMartin Roth
2017-08-28soc/amd: Standardize guards on header filesMartin Roth
2017-06-27soc/amd/stoneyridge: Fix most checkpatch errorsMarshall Dawson
2017-06-26soc/amd/stoneyridge: Add northbridge supportMarc Jones
2017-06-26soc: Add AMD Stoney Ridge southbridge codeMarc Jones