index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
amd
/
cezanne
Age
Commit message (
Expand
)
Author
2021-01-14
soc/amd/cezanne: add console UART support
Felix Held
2021-01-11
soc/amd/cezzane: Add a minimal chipset tree
Furquan Shaikh
2021-01-10
ACPI: Drop redundant CBMEM_ID_ACPI_GNVS allocations
Kyösti Mälkki
2020-12-18
soc/amd/cezanne: add GPIO support
Felix Held
2020-12-18
soc/amd/cezanne: Add SMI support
Zheng Bao
2020-12-17
soc/amd/cezanne: add GPIO definitions
Felix Held
2020-12-13
soc/amd/cezanne: add caching setup in bootblock
Felix Held
2020-12-11
soc/amd/cezanne: add 0xcf9 reset
Felix Held
2020-12-11
soc/amd/piasso,cezanne: add warning about using all-y in Makefile.inc
Felix Held
2020-12-09
soc/amd/cezanne: print APU family and model in bootblock_soc_init
Felix Held
2020-12-09
soc/amd/cezanne: add basic early FCH initialization to bootblock
Felix Held
2020-12-09
soc/amd/cezanne: add common SMBus code to build
Felix Held
2020-12-09
soc/amd/cezanne: call bootblock_main_with_basetime in bootblock_c_entry
Felix Held
2020-12-09
soc/amd: Remove Kconfig BOOTBLOCK_ADDR
Kyösti Mälkki
2020-12-09
soc/amd: Remove Kconfig X86_RESET_VECTOR
Kyösti Mälkki
2020-12-09
soc/amd/cezanne: select common ACPIMMIO block
Felix Held
2020-12-06
soc/amd/cezanne: add config.c and minimal chip.h
Felix Held
2020-12-06
soc/amd/cezanne: use common TSC and monotonic timer code
Felix Held
2020-12-05
soc/amd/cezanne: add skeleton for new SoC
Felix Held