coreboot.git - my copy of coreboot

Age	Commit message (Expand)	Author
2021-02-07	soc/amd/cezanne/romstage: Store early dram region	Raul E Rangel
2021-02-07	soc/amd/cezanne/Makefile.inc: Fix indentation	Raul E Rangel
2021-02-07	soc/amd/cezanne/pcie_gpp: scan internal PCI buses	Felix Held
2021-02-07	soc/amd/cezanne/chip: add PCI bus scanning	Felix Held
2021-02-05	soc/amd/cezanne/iomap: move MMIO range comment above MMIO ranges	Felix Held
2021-02-05	soc/amd/cezanne/fch: add ACPI I/O port setup	Felix Held
2021-02-05	soc/amd/cezanne: populate some FSP-M UPDs	Felix Held
2021-02-03	soc/amd/cezanne: remove UART2/3 AOAC device offsets	Felix Held
2021-02-03	amdfwtool:cezanne: Add entry of PSP_BOOTLOADER_AB (0x73)	Zheng Bao
2021-01-31	soc/amd/cezanne/Kconfig: select common PSP gen2 support	Felix Held
2021-01-31	soc/amd/cezanne: add soc/cpu.h with CPUID define for Cezanne A0 stepping	Felix Held
2021-01-30	soc/amd/cezanne: add use result of acpi_is_wakeup_s3() in FSP calls	Felix Held
2021-01-29	soc/amd/cezanne: add empty ramstage FCH support	Felix Held
2021-01-29	soc/amd/cezanne/chip: add FSP silicon init driver call	Felix Held
2021-01-29	device/Kconfig: Declare MMCONF symbols' type once	Angel Pons
2021-01-28	soc/amd/cezanne/Kconfig: move selections in alphabetical order	Felix Held
2021-01-28	soc/amd/cezanne/chip: add empty SoC device operations	Felix Held
2021-01-28	soc/amd/cezanne: compress FSP binaries in CBFS	Felix Held
2021-01-27	soc/amd/cezanne: Add UCODE firmware to CBFS	Zheng Bao
2021-01-27	soc/amd: Throw an error if FWM_POSITION_INDEX is empty	Zheng Bao
2021-01-24	soc/amd/cezanne/Kconfig: select missing SSE2 option	Felix Held
2021-01-24	soc/amd/cezanne/Kconfig: select X86_AMD_FIXED_MTRRS	Felix Held
2021-01-24	soc/amd/cezanne: add basic romstage	Felix Held
2021-01-24	soc,vendorcode/amd/cezanne: add basic FSP integration	Felix Held
2021-01-24	soc/amd/cezanne: Add PSP integration for cezanne	Zheng Bao
2021-01-22	soc/amd/cezanne: add pci_devs.h	Felix Held
2021-01-21	soc/amd/cezanne: include LAPIC code and set MAX_CPUS to 16	Felix Held
2021-01-20	soc/amd/cezanne/Kconfig: select IDT_IN_EVERY_STAGE	Felix Held
2021-01-18	ACPI: Select ACPI_SOC_NVS only where suitable	Kyösti Mälkki
2021-01-15	soc/amd/cezanne,picasso/uart: remove unneeded struct name	Felix Held
2021-01-14	soc/amd/cezanne: add remaining non-ACPI parts of UART support	Felix Held
2021-01-14	soc/amd/cezanne: add AOAC support	Felix Held
2021-01-14	soc/amd/cezanne: add console UART support	Felix Held
2021-01-11	soc/amd/cezzane: Add a minimal chipset tree	Furquan Shaikh
2021-01-10	ACPI: Drop redundant CBMEM_ID_ACPI_GNVS allocations	Kyösti Mälkki
2020-12-18	soc/amd/cezanne: add GPIO support	Felix Held
2020-12-18	soc/amd/cezanne: Add SMI support	Zheng Bao
2020-12-17	soc/amd/cezanne: add GPIO definitions	Felix Held
2020-12-13	soc/amd/cezanne: add caching setup in bootblock	Felix Held
2020-12-11	soc/amd/cezanne: add 0xcf9 reset	Felix Held
2020-12-11	soc/amd/piasso,cezanne: add warning about using all-y in Makefile.inc	Felix Held
2020-12-09	soc/amd/cezanne: print APU family and model in bootblock_soc_init	Felix Held
2020-12-09	soc/amd/cezanne: add basic early FCH initialization to bootblock	Felix Held
2020-12-09	soc/amd/cezanne: add common SMBus code to build	Felix Held
2020-12-09	soc/amd/cezanne: call bootblock_main_with_basetime in bootblock_c_entry	Felix Held
2020-12-09	soc/amd: Remove Kconfig BOOTBLOCK_ADDR	Kyösti Mälkki
2020-12-09	soc/amd: Remove Kconfig X86_RESET_VECTOR	Kyösti Mälkki
2020-12-09	soc/amd/cezanne: select common ACPIMMIO block	Felix Held
2020-12-06	soc/amd/cezanne: add config.c and minimal chip.h	Felix Held
2020-12-06	soc/amd/cezanne: use common TSC and monotonic timer code	Felix Held
2020-12-05	soc/amd/cezanne: add skeleton for new SoC	Felix Held