index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
amd
/
cezanne
/
include
Age
Commit message (
Expand
)
Author
2021-05-05
soc/amd/cezanne/agesa_acpi: add and call agesa_write_acpi_tables
Felix Held
2021-05-02
soc/amd/cezanne: add verstage files
Kangheui Won
2021-04-28
soc/amd/cezanne: copy psp_transfer.h from picasso
Kangheui Won
2021-04-23
soc/amd/cezanne: fix i2c compiler errors on non-x86
Kangheui Won
2021-04-07
soc/amd/cezanne: Pass DXIO and DDI Descriptors to FSP
Matt Papageorge
2021-04-05
soc/amd/cezanne: Add soc/msr.h
Raul E Rangel
2021-03-29
soc/amd: move PM_RST_CTRL1 register definition to common acpimmio header
Felix Held
2021-03-24
mb/google/guybrush: disable KBRSTEN
Kangheui Won
2021-03-22
soc/amd/cezanne: Get I2C specific code for cezanne
Zheng Bao
2021-03-12
soc/amd/common/block/smu: rename mailbox register defines
Felix Held
2021-03-11
soc/amd: move warm reset flag function prototypes to common code
Felix Held
2021-03-08
soc/amd/cezanne: Allow GPIO defines to be used in ASL
Mathew King
2021-03-04
soc/amd/cezanne: add SMU support
Felix Held
2021-02-22
soc/amd/cezanne/acpi: Add MMIO devices
Raul E Rangel
2021-02-14
soc/amd/cezanne: add partial data fabric setup
Felix Held
2021-02-14
soc/amd/cezanne/include/iomap: add HPET base address
Felix Held
2021-02-14
soc/amd/cezanne: Fill FADT and MADT
Raul E Rangel
2021-02-12
soc/amd/cezanne: drop PWRS from GNVS
Felix Held
2021-02-12
soc/amd/cezanne: Add PCI IRQ Router definitions
Raul E Rangel
2021-02-11
soc/amd/cezanne: select soc-specific ACPI functionality
Felix Held
2021-02-10
soc/amd/cezanne/fch: add HAVE_SMI_HANDLER case to fch_init_acpi_ports
Felix Held
2021-02-10
soc/amd/cezanne: Add SPI registers
Raul E Rangel
2021-02-09
soc/amd/cezanne: Enable early LPC support in bootblock stage
Zheng Bao
2021-02-05
soc/amd/cezanne/iomap: move MMIO range comment above MMIO ranges
Felix Held
2021-02-05
soc/amd/cezanne/fch: add ACPI I/O port setup
Felix Held
2021-02-03
soc/amd/cezanne: remove UART2/3 AOAC device offsets
Felix Held
2021-01-31
soc/amd/cezanne: add soc/cpu.h with CPUID define for Cezanne A0 stepping
Felix Held
2021-01-29
soc/amd/cezanne: add empty ramstage FCH support
Felix Held
2021-01-22
soc/amd/cezanne: add pci_devs.h
Felix Held
2021-01-14
soc/amd/cezanne: add AOAC support
Felix Held
2021-01-14
soc/amd/cezanne: add console UART support
Felix Held
2020-12-18
soc/amd/cezanne: Add SMI support
Zheng Bao
2020-12-17
soc/amd/cezanne: add GPIO definitions
Felix Held
2020-12-13
soc/amd/cezanne: add caching setup in bootblock
Felix Held
2020-12-11
soc/amd/cezanne: add 0xcf9 reset
Felix Held
2020-12-09
soc/amd/cezanne: add basic early FCH initialization to bootblock
Felix Held
2020-12-09
soc/amd/cezanne: add common SMBus code to build
Felix Held
2020-12-05
soc/amd/cezanne: add skeleton for new SoC
Felix Held