summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/Kconfig
AgeCommit message (Expand)Author
2021-01-24soc/amd/cezanne/Kconfig: select missing SSE2 optionFelix Held
2021-01-24soc/amd/cezanne/Kconfig: select X86_AMD_FIXED_MTRRSFelix Held
2021-01-24soc,vendorcode/amd/cezanne: add basic FSP integrationFelix Held
2021-01-24soc/amd/cezanne: Add PSP integration for cezanneZheng Bao
2021-01-21soc/amd/cezanne: include LAPIC code and set MAX_CPUS to 16Felix Held
2021-01-20soc/amd/cezanne/Kconfig: select IDT_IN_EVERY_STAGEFelix Held
2021-01-18ACPI: Select ACPI_SOC_NVS only where suitableKyösti Mälkki
2021-01-14soc/amd/cezanne: add AOAC supportFelix Held
2021-01-14soc/amd/cezanne: add console UART supportFelix Held
2021-01-11soc/amd/cezzane: Add a minimal chipset treeFurquan Shaikh
2021-01-10ACPI: Drop redundant CBMEM_ID_ACPI_GNVS allocationsKyösti Mälkki
2020-12-18soc/amd/cezanne: add GPIO supportFelix Held
2020-12-18soc/amd/cezanne: Add SMI supportZheng Bao
2020-12-11soc/amd/cezanne: add 0xcf9 resetFelix Held
2020-12-09soc/amd/cezanne: add common SMBus code to buildFelix Held
2020-12-09soc/amd: Remove Kconfig BOOTBLOCK_ADDRKyösti Mälkki
2020-12-09soc/amd: Remove Kconfig X86_RESET_VECTORKyösti Mälkki
2020-12-09soc/amd/cezanne: select common ACPIMMIO blockFelix Held
2020-12-06soc/amd/cezanne: use common TSC and monotonic timer codeFelix Held
2020-12-05soc/amd/cezanne: add skeleton for new SoCFelix Held