index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
security
/
intel
/
txt
Age
Commit message (
Expand
)
Author
2020-10-17
sec/intel/txt: Bail if var MTRRs cannot snugly cache the BIOS ACM
Angel Pons
2020-10-15
sec/intel/txt/getsec_enteraccs.S: Save and restore MTRR_DEF_TYPE
Arthur Heymans
2020-10-15
security/intel/txt: Use `smm_region()` to get TSEG base
Angel Pons
2020-10-12
security/intel/txt: Add and use DPR register layout
Angel Pons
2020-10-12
security/intel/txt: Clean up includes
Angel Pons
2020-10-08
security/intel/txt: Print chipset as hex value
Christian Walter
2020-09-21
src/security: Drop unneeded empty lines
Elyes HAOUAS
2020-08-30
security/intel/txt/getsec.c: Do not check lock bit
Angel Pons
2020-08-30
security/intel/txt: Add missing definitions
Angel Pons
2020-08-18
src: Remove unused 'include <lib.h>'
Elyes HAOUAS
2020-08-07
security/intel/txt: Fix variable MTRR handling
Angel Pons
2020-08-07
security/intel/txt: Allow using CF9 reset, too
Angel Pons
2020-08-06
security/intel/txt: Avoid shifting by a negative value
John Zhao
2020-07-31
security/intel/txt: Add Intel TXT support
Philipp Deppenwiese
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-08
{security,soc}/*/Kconfig: Replace GPLv2 long form headers with SPDX header
Elyes HAOUAS
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-11-21
soc/intel/fsp_broadwell_de: Drop support
Arthur Heymans
2019-11-14
security/intel: Hide Intel submenu when INTEL TXT is disabled
Wim Vervoorn
2019-10-18
build: Mark bootblock files on x86 as IBB
Patrick Rudolph
2019-09-02
security/intel: Add TXT infrastructure
Patrick Rudolph