summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2014-01-10Replace all occurences of sprintf with snprintfVladimir Serbinenko
2014-01-06MRC cache: determine flash size on runtimeVladimir Serbinenko
2014-01-04X201: Fix native video initVladimir Serbinenko
2013-12-30AMD K8 (rev F): Move rev F0/F1 workaround to headerKyösti Mälkki
2013-12-30AMD K8 (rev F): Move MEM_TRAIN_SEQ check to northbridgeKyösti Mälkki
2013-12-30AMD K8: Define MEM_TRAIN_SEQ only with K8_REV_F_SUPPORTKyösti Mälkki
2013-12-29AMD K8 (rev-F): Always have RAMINIT_SYSINFOKyösti Mälkki
2013-12-29AMD K8: Socket implies K8_REV_F_SUPPORTKyösti Mälkki
2013-12-27via: Write »access« without »m« at endPaul Menzel
2013-12-26AMD fam10: Drop MEM_TRAIN_SEQKyösti Mälkki
2013-12-26AMD boards (non-AGESA): Cleanup earlymtrr.c includesKyösti Mälkki
2013-12-23usbdebug: Add option to disable console for romstageKyösti Mälkki
2013-12-23Coding style: punctuation cleanup [1/2].Idwer Vollering
2013-12-21haswell: add option to change DqPinsInterleavedStefan Reinauer
2013-12-21haswell: Misc updates from 1.6.1 ref codeDuncan Laurie
2013-12-21Add a specific post code for S3 resume failuresDuncan Laurie
2013-12-21haswell: Add pei_data field for USB routingDuncan Laurie
2013-12-12HDA: Enable Mini-HDA and fix up PCH-HDA initDuncan Laurie
2013-12-12haswell: Fix up GPU power management setupDuncan Laurie
2013-12-12haswell: Export functions for CPU family+model and steppingDuncan Laurie
2013-12-07haswell: Add ACPI support for Controllable TDPDuncan Laurie
2013-12-07haswell: Misc power management setup and fixesDuncan Laurie
2013-12-07Correct file permissions.Idwer Vollering
2013-12-05haswell: pull in the init code for FUIRonald G. Minnich
2013-12-04Add Intel FSP northbridge support Sandybridge and IvybridgeMarc Jones
2013-12-02global: Fix usage of get_option() to make use of CB_CMOS_ codesAlexandru Gagniuc
2013-12-02haswell: Update pei_data to match ref codeDuncan Laurie
2013-12-01Add DDR refresh config to pei data structure.Shawn Nematbakhsh
2013-11-26AMD Northbridge LX: simplify get_top_of_ram()Christian Gmeiner
2013-11-25haswell: Add magic to turn on grahpics in normal modeDuncan Laurie
2013-11-25haswell: update pei_data data structureAaron Durbin
2013-11-25Support for nehalem northbridgeVladimir Serbinenko
2013-11-24haswell: Update GT PM register valueDuncan Laurie
2013-11-24Northbridge: i945: Native VGA init: print the GMA and GTT addressesPeter Stuge
2013-11-24Northbridge: i945: Native VGA init: use UMA addressPeter Stuge
2013-11-24lenovo/x60: native vga init: fix code style issues.Denis 'GNUtoo' Carikli
2013-11-05northbridge/intel/i945/raminit.c: Remove set but unused variable `reg16`Paul Menzel
2013-10-15CBMEM: Define cbmem_top() just once for x86Kyösti Mälkki
2013-10-14Revert "CBMEM: Always have early initialisation"Kyösti Mälkki
2013-10-13northbridge/amd/amdk8/raminit_f_dqs.c: Remove unused variable `reg` in `setup...Paul Menzel
2013-10-13Rename cpu/x86/car.h to arch/early_variables.hStefan Reinauer
2013-09-24southbridge/cimx/sb900: Rename headers to match sb700 & sb800Corey Osgood
2013-09-21CBMEM: Always have early initialisationKyösti Mälkki
2013-09-21timestamps epia-m850: Cleanup without enabling timestampsKyösti Mälkki
2013-09-11CBMEM x86: Unify get_cbmem_toc()Kyösti Mälkki
2013-09-11CBMEM: Unify get_top_of_ram()Kyösti Mälkki
2013-09-11CBMEM northbridges: Remove references to global high_tables_baseKyösti Mälkki
2013-09-11CBMEM AMD: Fix calls to set_top_of_ram_once()Kyösti Mälkki
2013-09-11CBMEM AMD: Remove references to global high_tables_baseKyösti Mälkki
2013-09-10intel/i5000: remove explicit pcie config accessesKyösti Mälkki
2013-09-10intel/i945 intel/i82801gx: remove explicit pcie config accessesKyösti Mälkki
2013-09-10intel/gm45: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-08-29Sandybridge/Ivybridge: Unify and fix Kconfig defaultsStefan Reinauer
2013-08-24Add pci_devfn_t and use with __SIMPLE_DEVICE__Kyösti Mälkki
2013-08-16Correct spelling of shadow, setting and memoryPaul Menzel
2013-08-15AMD Richland: Add new graphics device IDs to Family 15, Models 10-1FBruce Griffith
2013-08-15AMD Kabini: Split DSDT into common sectionsMike Loptien
2013-08-09intel/sandybridge intel/bd82x6x: remove explicit pcie config accessesKyösti Mälkki
2013-08-08ASUS F2A85-M: Split DSDT into common sections (as per Parmer)Kimarie Hoot
2013-08-05AMD Kabini: Add map_oprom() function for Vendor/Device IDsBruce Griffith
2013-08-05AMD Kabini: Add northbridge AGESA wrapper (new AMD processor)Siyuan Wang
2013-08-01Add directive __SIMPLE_DEVICE__Kyösti Mälkki
2013-07-31Drop unused EXTERNAL_MRC_BLOBStefan Reinauer
2013-07-16AMD Fam15tn: Split DSDT into common sectionsSteve Goodrich
2013-07-11Set PCI bus operations at buildtime for ramstageKyösti Mälkki
2013-07-10usbdebug: Move ehci_debug_info allocationKyösti Mälkki
2013-07-10Rename hardwaremain() to main()Stefan Reinauer
2013-07-10FUI: reorganize include filesRonald G. Minnich
2013-07-10Drop some duplicates of PCI-e config functionsKyösti Mälkki
2013-07-10Fix MMCONF_SUPPORT_DEFAULT for ramstageKyösti Mälkki
2013-07-09fox_wtm2: First step support for coreboot-based graphics startupRonald G. Minnich
2013-07-09FOX_WTM2: First pass at FUI.Ronald G. Minnich
2013-07-04intel/i5000: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04Move select MMCONF_SUPPORT under northbridge (fix)Kyösti Mälkki
2013-07-04intel/i945: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-03Move select MMCONF_SUPPORT under northbridgeKyösti Mälkki
2013-07-02Intel GM45, 945, Sandy Bridge: Unify `delay.c` and `udelay.c`Paul Menzel
2013-07-02Make setting MAX_PIRQ_LINKs depend on NORTHBRIDGE_VIA_VX900Dave Frodin
2013-06-28amd/cimx/rd890/amd.h: Eliminate redefinition of NULLBruce Griffith
2013-06-28amd/agesa/family15/northbridge.c: Delete unused variableBruce Griffith
2013-06-28Add support to enable/disable builtin GbE (again)Stefan Reinauer
2013-06-27Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki
2013-06-25Vortex86EX northbridge.c : Remove Vortex86DX PCI N/B related code.Andrew Wu
2013-06-25intel/sch: Use MMCONF_BASE_ADDRESSKyösti Mälkki
2013-06-24AMD: Drop empty root_complexKyösti Mälkki
2013-06-24AMD Fam15tn: Add support for AGESA runtime allocation in CBMEMRudolf Marek
2013-06-24AMD Fam15tn: Add IOMMU BAR allocation to northbridgeRudolf Marek
2013-06-22intel/sandybridge: Locate CBMEM TOC early in ramstageKyösti Mälkki
2013-06-22Add support for DMP Vortex86EX PCI northbridge.Andrew Wu
2013-06-21Add support to enable/disable builtin GbEStefan Reinauer
2013-06-20sandybridge: Store MRC cache in CBFSPatrick Georgi
2013-06-13AMD: Kconfig cleanupKyösti Mälkki
2013-06-10VX900: Use MIN/MAX from stdlib.h instead of redefining themAlexandru Gagniuc
2013-06-10VIA VX900: Add minimal ramstage needed to boot linuxAlexandru Gagniuc
2013-06-10VX900: Add DDR3 initializationAlexandru Gagniuc
2013-06-10VX900: Add support for early romstageAlexandru Gagniuc
2013-06-07i945: Add Display defines for int15h handler.Denis 'GNUtoo' Carikli
2013-06-05Intel 945: Select LAPIC_MONOTONIC_TIMER for X86EMU_DEBUG_TIMINGSDenis 'GNUtoo' Carikli
2013-06-04Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-12 21:03:19 +0000