summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2017-01-19nb/amd/ddr3: Make the maximum CDD a signed valueTimothy Pearson
2017-01-14amd/mct: Add default values to highest_rank_count for DDR2Timothy Pearson
2017-01-12amd/mct/ddr2: Remove orphaned Tab_TrefT_k variableTimothy Pearson
2017-01-11amd/mct/ddr3: Fix unintended sign extension warningTimothy Pearson
2017-01-11amd/mct/ddr3: Avoid using uninitialized register address in ECC setupTimothy Pearson
2017-01-11nb/i945/raminit.c: Use Makefile.inc instead of '#include rcven.c'Arthur Heymans
2017-01-11amd/mct/ddr3: Free malloced resources in failure branchesTimothy Pearson
2017-01-11amd/mct/ddr3: Rework memory speed to clock value conversion logicTimothy Pearson
2017-01-11amd/mct/ddr3: Correctly program maximum read latencyTimothy Pearson
2017-01-10amd/mct/ddr3: Allow critical delay delta to go negativeTimothy Pearson
2017-01-10amd/mct/ddr3: Correctly configure CsMux45Timothy Pearson
2017-01-10amd/mct/ddr3: Wait for northbridge P-state transitionsTimothy Pearson
2017-01-10nb/intel/945gc: Hardcode the integrated graphic frequenciesArthur Heymans
2017-01-10amd/mct/ddr3: Fix incorrect DQ mask calculationTimothy Pearson
2017-01-10amd/mct/ddr2|ddr3: Refactor persistent members of DCTStatStrucTimothy Pearson
2017-01-09amd/pi: Make BottomIo position configurableRicardo Ribalda Delgado
2017-01-06nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>Arthur Heymans
2017-01-06sb/ich7: Use common/gpio.h to set up GPIOsArthur Heymans
2017-01-04amdfam10: Perform major include ".c" cleanupDamien Zammit
2016-12-21nb/i945/early_init.c: Add FSB800 and 1067 to Egress Port Virtual ChannelElyes HAOUAS
2016-12-20nb/intel/haswell: Hook up libgfxinitArthur Heymans
2016-12-18intel/fsp_rangeley: Fix use of __SIMPLE_DEVICE__Kyösti Mälkki
2016-12-18intel cache-as-ram: Move DCACHE_RAM_BASEKyösti Mälkki
2016-12-17nb/x4x: Add other Eaglelake IGD PCI DID to listArthur Heymans
2016-12-16nb/intel/sandybridge/raminit: Separate Sandybridge and IvybridgePatrick Rudolph
2016-12-13nb/intel/gm45: Use lapic udelay in SMMMartin Roth
2016-12-11nb/intel/i945: Make pci_mmio_size a devicetree parameterArthur Heymans
2016-12-11ACPI S3: Flip ACPI_HUGE_LOWMEM_BACKUP defaultKyösti Mälkki
2016-12-11intel/nehalem: Use romstage_handoff for S3Kyösti Mälkki
2016-12-11intel i945 gm45 x4x: Switch to RELOCATABLE_RAMSTAGEKyösti Mälkki
2016-12-11intel/i945: Use romstage_handoff for S3Kyösti Mälkki
2016-12-11intel/gm45: Use romstage_handoff for S3Kyösti Mälkki
2016-12-11intel i945 gm45 x4x post-car: Use postcar_frame for MTRR setupKyösti Mälkki
2016-12-11intel i945 gm45 x4x: Apply cbmem_top() alignmentKyösti Mälkki
2016-12-09intel/sandybridge: Use postcar_frame for MTRR setupKyösti Mälkki
2016-12-08buildsystem: Drop explicit (k)config.h includesKyösti Mälkki
2016-12-08nb/intel/sandybridge: Lock PAVPCDennis Wassenberg
2016-12-07AMD fam10 binaryPI: Remove invalid PCI ops on CPU domainKyösti Mälkki
2016-12-07MMCONF_SUPPORT: Drop redundant loggingKyösti Mälkki
2016-12-07MMCONF_SUPPORT: Consolidate resource registrationKyösti Mälkki
2016-12-07MMCONF_SUPPORT: Flip default to enabledKyösti Mälkki
2016-12-07PCI ops: MMCONF_SUPPORT_DEFAULT is requiredKyösti Mälkki
2016-12-06CPU: Declare cpu_phys_address_size() for all archKyösti Mälkki
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-12-06PCI ops: Remove conflicting duplicate declarationsKyösti Mälkki
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-12-06AMD fam10h-15h: MMCONF_SUPPORT_DEFAULT is already setKyösti Mälkki
2016-12-06intel/fsp_sandybridge: Switch to MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2016-12-06intel/fsp_rangeley: Switch to MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2016-12-05nb/intel/sandybridge/raminit: Split raminit.cPatrick Rudolph
2016-12-03nb/i945/raminit.h: Fix fsb_frequency's commentElyes HAOUAS
2016-12-03nb/x4x: Fix sticky scratchpad register offsetArthur Heymans
2016-12-01romstage_handoff: remove code duplicationAaron Durbin
2016-12-01AMD binaryPI: Switch to MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2016-12-01AGESA: Switch to MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2016-11-30intel/fsp_rangeley: Fix regression on MMCONF_SUPPORTKyösti Mälkki
2016-11-29nb/intel/nehalem,sandybridge: Hook up libgfxinitNico Huber
2016-11-29nb/intel/i945/gma: Declare count variable outside 'for' loopPaul Menzel
2016-11-29nb/intel/sandybridge/raminit: Support CL > 11Patrick Rudolph
2016-11-28nb/gm45/gma.c: Compute BLC_PWM_CTL value from PWM frequencyArthur Heymans
2016-11-28nb/intel/x4x/raminit: Fix DIMM_IN_CHANNEL calculationNico Huber
2016-11-28nb/intel/gm45: Fix panel-power-sequence clock divisorNico Huber
2016-11-28nb/intel/sandybridge/raminit: Reset internal state on fallback attemptsPatrick Rudolph
2016-11-26nb/intel/x4x: Fix and deflate `dimm_config` in raminitNico Huber
2016-11-24nb/intel/i82810: Make sure DIMM size isn't negativeMartin Roth
2016-11-23northbridge/intel/i5000: Convert 'for(;;)' to 'die'Elyes HAOUAS
2016-11-22spi: Clean up SPI flash driver interfaceFurquan Shaikh
2016-11-22nb/intel/sandybridge/raminit: Do not log inside busy-wait loopKyösti Mälkki
2016-11-22Remove explicit select MMCONF_SUPPORTKyösti Mälkki
2016-11-22intel FSP sandy/ivy: Move select MMCONF_SUPPORTKyösti Mälkki
2016-11-21nb/intel: Fix some spelling mistakes in comments and stringsMartin Roth
2016-11-20intel sandy/ivy: Improve DIMM replacement detectionKyösti Mälkki
2016-11-20intel sandy/ivy: Skip SPD loading on S3 resume pathKyösti Mälkki
2016-11-20intel sandy/ivy: Move SPD loading after TS_BEFORE_INITRAMKyösti Mälkki
2016-11-20intel sandy/ivy: Change CRC used to detect DIMM replacementKyösti Mälkki
2016-11-20nb/intel/sandybridge/raminit: Fix disable_channelPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Find CMD rate per channelPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Define registersPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Get rid of fallback attemptsPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Fix CAS Write LatencyPatrick Rudolph
2016-11-18intel/sandybridge: Use romstage_handoff for S3Kyösti Mälkki
2016-11-18intel/sandybridge post-car: Redo MTRR settings and stack selectionKyösti Mälkki
2016-11-15northbridge/via/vx800: transition away from device_tAntonello Dettori
2016-11-15northbridge/via/cx700: transition away from device_tAntonello Dettori
2016-11-15northbridge/intel/i855: transition away from device_tAntonello Dettori
2016-11-15northbridge/amd/agesa/family10: transition away from device_tAntonello Dettori
2016-11-15nb/gm45: Refactor IGD vram decodingArthur Heymans
2016-11-11intel post-car: Separate files for setup_stack_and_mtrrs()Kyösti Mälkki
2016-11-11intel/sandybridge: Use common ACPI S3 recoveryKyösti Mälkki
2016-11-09nb/amd/amdmct/mct: Remove commented codeElyes HAOUAS
2016-11-09nb/intel/i945/early_init.c: Add DDR2-667 detection for 945GCElyes HAOUAS
2016-11-09Move select UDELAY_LAPIC from nb/gm45/Kconfig to cpu/model_1067x/KconfigArthur Heymans
2016-11-09nb/intel/gm45: Use LAPIC udelay instead of custom versionArthur Heymans
2016-11-08nb/x4x/raminit.c: Improve crossclock table cosmeticsArthur Heymans
2016-11-08intel/e7501: Remove unused northbridge codeKyösti Mälkki
2016-11-07amd/pi/hudson: Move audio to northbridgeMarshall Dawson
2016-11-07pci_ids.h: Correct recent AMD ID namesMarshall Dawson
2016-11-02nb/intel/i945/early_init.c: Use "IS_ENABLED(CONFIG_ ....)"Elyes HAOUAS
2016-11-02northbridge/amd: Modify 00670F00 chip.h to match DCTMarshall Dawson
2016-11-02northbridge/amd: Update 00670F00 asl for reduced hardwareMarshall Dawson
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-04 12:37:31 +0000