summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2017-07-24nb/intel/i440bx: Add final newline to raminit.cMartin Roth
2017-07-23northbridge/intel/i440bx: Merge RAM init routinesKeith Hui
2017-07-22northbridge/intel/i440bx: Move NB macro to i440bx.hKeith Hui
2017-07-21nb/intel/x4x: Rework programming DQ and DQS DLL timingsArthur Heymans
2017-07-21nb/intel/pineview/raminit: Refactor timings selectionArthur Heymans
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-12nb/intel/sandybridge/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12nb/intel/haswell/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12nb/intel/fsp_sandybridge/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12nb/intel/nehalem/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12drv/intel/gma/opregion: Add interface for GNVS ASLB handlingPatrick Rudolph
2017-07-12nb/intel/common/gma_opregion: Use new method to update ASLSPatrick Rudolph
2017-07-06northbridge/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-07-03northbridge/intel/haswell: Fix copy paste errorRyan Salsamendi
2017-07-03northbridge/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-07-01nb/intel/i945/gma.c: Remove redefined "DISPPLANE_BGRX888"Elyes HAOUAS
2017-07-01nb/intel/i945/gma.c: Add whitespace around '<<'Elyes HAOUAS
2017-06-29nb/haswell: set ASLB gnvs to OpRegion ACPI memory addressMatt DeVillier
2017-06-28cpu/intel/pineview: Include speedstepArthur Heymans
2017-06-27nb/intel/fsp_rangeley/port_access.c: Add brackets around macroElyes HAOUAS
2017-06-27nb/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-27nb/intel/sandybridge: Fill in acpi_namePatrick Rudolph
2017-06-22nb/intel/sandybridge/raminit: Fix dual DIMM command ratePatrick Rudolph
2017-06-22nb/intel/haswell/raminit: Die if cbmem_add() failsNico Huber
2017-06-19nb/intel/pineview/raminit: Remove very long delaysArthur Heymans
2017-06-16haswell: add CBMEM_MEMINFO table when initing RAMMatt DeVillier
2017-06-15nb/intel/haswell/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-15nb/intel/haswell/gma: Write ACPI tablesPatrick Rudolph
2017-06-15nb/intel/sandybridge/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-15nb/intel/nehalem/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-15nb/intel/gm45: Don't allow too low values for gfx_uma_sizeArthur Heymans
2017-06-13nb/intel/pineview/raminit.c: Use static const for lookup tablesArthur Heymans
2017-06-12nb/intel/gm45: Add romstage timestampsArthur Heymans
2017-06-12nb/intel/ivybridge: Improve CAS freq selectionArthur Heymans
2017-06-12nb/intel/sandybridge: Improve CAS freq selectionArthur Heymans
2017-06-09nb/intel/fsp_sandybridge/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-09nb/intel/common: Create a common init_igd_opregion methodPatrick Rudolph
2017-06-09cpu/intel/model_206ax: Use tsc monotonic timerPatrick Rudolph
2017-06-08device/Kconfig: Put gfx init methods into a `choice`Nico Huber
2017-06-08nb/intel/sandybridge/raminit: Advertise correct frequencyPatrick Rudolph
2017-06-07Use more secure HTTPS URLs for coreboot sitesPaul Menzel
2017-06-04Kconfig: Add choice of framebuffer modeNico Huber
2017-06-02Kconfig: Introduce HAVE_(VBE_)LINEAR_FRAMEBUFFERNico Huber
2017-06-02Kconfig: Rework MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFGNico Huber
2017-05-27CBMEM: Clarify CBMEM_TOP_BACKUP function usageKyösti Mälkki
2017-05-24nb/intel/x4x/raminit: Initialise async variableArthur Heymans
2017-05-22nb/intel/haswell: Fix up C NGI remnantsNico Huber
2017-05-22nb/intel/x4x: Use a struct for dll settings instead of an arrayArthur Heymans
2017-05-21nb/intel/x4x: Make raminit less verbose with CONFIG_DEBUG_RAM_SETUPArthur Heymans
2017-05-20nb/intel/sandybridge: Use macros to determine min and max of timAArthur Heymans
2017-05-20nb/intel/x4x/raminit: Remove very long delayArthur Heymans
2017-05-19drivers/spi/spi_flash: Pass in flash structure to fill in probeFurquan Shaikh
2017-05-19nb/intel/sandybridge: Hide additional nb devicesPatrick Rudolph
2017-05-13nb/intel/x4x: Fix uninitialized variable issueNico Huber
2017-05-11nb/intel/gm45: Fix raminit with mixed raw card typesTristan Corrick
2017-05-11nb/intel/gm45: Fix some errors/warnings given by checkpatchTristan Corrick
2017-05-11nb/intel/x4x: Define and use default MMCONF_BASE_ADDRESSArthur Heymans
2017-05-11nb/intel/gm45: Define and use default MMCONF_BASE_ADDRESSArthur Heymans
2017-05-11nb/intel/i945: Define and use a default MMCONF_BASE_ADDRESSArthur Heymans
2017-05-10nb/intel/x4x: Add support for second PEG slotArthur Heymans
2017-05-09nb/x4x: Do not enable IGD when not supportedArthur Heymans
2017-05-09nb/intel/x4x: Don't run NGI if IGD has not been assigned VGA cyclesArthur Heymans
2017-05-09nb/x4x: Add ramstage IGD disable functionArthur Heymans
2017-05-09nb/x4x/nortbridge.c: Compute TSEG resource allocation dynamicallyArthur Heymans
2017-05-08nb/x4x/raminit.c: Remove ME locking codeArthur Heymans
2017-05-05nb/intel/sandybridge/early_init: Use register namePatrick Rudolph
2017-05-05nb/intel/sandybridge/romstage: Use register namePatrick Rudolph
2017-05-04nb/intel/x4x/raminit: Change reset type on incomplete raminit resetArthur Heymans
2017-05-03nb/intel/gm45: Set display backlight according to EDID stringArthur Heymans
2017-05-03nb/intel/gm45/gma.c: Decode EDID before NGI pathArthur Heymans
2017-05-01nb/intel/sandybridge/gma: Set up OpRegion in nb codePatrick Rudolph
2017-05-01nb/intel/nehalem/gma: Set up OpRegion in nb codePatrick Rudolph
2017-05-01nb/intel/fsp_sandybridge/gma: Set up OpRegion in nb codePatrick Rudolph
2017-04-26nb/pineview/raminit: Don't do Jedec init on resume from S3Arthur Heymans
2017-04-25lib: provide clearer devicetree semanticsAaron Durbin
2017-04-24nb/intel/pineview: Select RELOCATABLE_RAMSTAGEArthur Heymans
2017-04-24nb/intel/pineview: Move to early cbmemArthur Heymans
2017-04-24nb/pineview/raminit: Fix raminit failing on hot reset pathArthur Heymans
2017-04-24northbridge/haswell: clean up native graphics init codeMatt DeVillier
2017-04-22nb/intel/pineview/raminit: Fix CONFIG_DEBUG_RAM_SETUP=y not compilingArthur Heymans
2017-04-19console: Add convenient debug level macros for raminitNico Huber
2017-04-19nb/intel/gm45: Hide some output behind DEBUG_RAM_SETUPNico Huber
2017-04-15nb/intel/x4x/Kconfig: Don't fix CBFS_SIZE on i82801gx southbridgeArthur Heymans
2017-04-14nb/intel/i945: Fix PEG port on 945gcArthur Heymans
2017-04-07nb/intel/i945: Move INTEL_EDIDPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Fix odt stretchPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Always run quick_ram_checkPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Reduce log levelPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Fix normalize_trainingPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add default valuesPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add debugging outputPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add 100MHz refclock supportPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Use Ivy Bridge specific valuesPatrick Rudolph
2017-04-03nb/intel: Deduplicate vbt headerPatrick Rudolph
2017-03-28vboot: Select SoC-specific configuration for all Chrome OS boardsJulius Werner
2017-03-27nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timingsArthur Heymans
2017-03-24nb/intel/i945: Fix SPD dumpsPaul Menzel
2017-03-22nb/intel/i945: Fix errors found by checkpatch.plArthur Heymans
2017-03-21nb/x4x: Move checkreset before SPD readingArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 20:06:47 +0000