summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2018-05-01nb/intel/x4x: Change memory layout to improve MTRRArthur Heymans
2018-05-01nb/intel/x4x: Fix programming CxDRBArthur Heymans
2018-05-01nb/intel/x4x: Implement both read and write trainingArthur Heymans
2018-05-01Fix freeze during chipset lockdown on NehalemMatthias Gazzari
2018-04-30nb/intel/fsp_rangeley: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/i440: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/pineview: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/sandybridge: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/nehalem: Get rid of device_tElyes HAOUAS
2018-04-30nb/x4x: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/i945: Get rid of device_tElyes HAOUAS
2018-04-30nb/intel/gm45: Get rid of device_tElyes HAOUAS
2018-04-28nb/intel/x4x: Fix computing page_sizeArthur Heymans
2018-04-28nb/intel/i945/gma: Skip native VGA init for ACPI S3 resumePaul Menzel
2018-04-28nb/intel/i945/gma: Factor out code to new `gma_ngi()`Paul Menzel
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-04-17nb/intel/x4x/rcven.c: Change the verbosity of some messagesArthur Heymans
2018-04-17nb/intel/x4x: Add a convenient macro to loop over bytelanesArthur Heymans
2018-04-17nb/intel/x4x: Clarify the raminit memory mappingArthur Heymans
2018-04-17nb/intel/x4x: Refactor setting default dll settingsArthur Heymans
2018-04-17nb/intel/x4x: Use SPI flash to cache raminit resultsArthur Heymans
2018-04-16nb/intel/i945/gma: Log native graphics init in level INFOPaul Menzel
2018-04-16nb/intel/i945/gma: Fix aligment of equal signPaul Menzel
2018-04-16nb/intel/sandybridge: support more XMP timingsDan Elkouby
2018-04-13nb/intel/sandybridge/peg: Add PEG driver stubPatrick Rudolph
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2018-04-09intel/nehalem post-car: Use postcar_frame for MTRR setupKyösti Mälkki
2018-04-04nb/intel/gm45/raminit: Use CxDRT*_MCHBAR instead of magic numbersJonathan Neuschäfer
2018-03-28nb/intel/gm45: Allocate a 8M TSEG regionArthur Heymans
2018-03-08nb/intel/haswell;sb/intel/lynxpoint: Enable VT-d and X2APICMatt DeVillier
2018-03-08nb/intel/haswell: Generate ACPI DMAR tableMatt DeVillier
2018-03-03nb/intel/i945/gma: Log configured VGA modePaul Menzel
2018-02-27sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans
2018-02-22device/ddr2,ddr3: Rename and move a few thingsArthur Heymans
2018-02-20nb/x4x/raminit_ddr2: Refactor clock configuration slightlyJonathan Neuschäfer
2018-02-06nb/intel/sandybridge: Always use the same MMCONF_BASE_ADDRESSArthur Heymans
2018-02-06nb/intel/haswell: Use the common MRC cache driverArthur Heymans
2018-02-02nb/intel/sandybridge: Add required space before opening parenthesis '('Elyes HAOUAS
2018-01-31nb/intel/*.h: Remove left-over register definitionsPatrick Rudolph
2018-01-26nb/intel/sandybridge: Use common mrc cache functionsArthur Heymans
2018-01-23sb/intel/bd82x6x: Reduce function-disable messNico Huber
2018-01-23nb/intel/i945: Use ESMRAMC instead of 0x9eElyes HAOUAS
2018-01-18Intel i82810 boards & chips: Remove - using LATE_CBMEM_INITKyösti Mälkki
2018-01-18security/tpm: Change TPM naming for different layers.Philipp Deppenwiese
2018-01-18security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese
2018-01-15Intel i82830 boards & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-15Intel i3100 boards & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-15Intel i5000 board & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-15Intel i855 board & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-05nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans
2017-12-20intel/gma: fix RPNFREQ_VAL bitmaskFelix Held
2017-12-19nb/intel/nehalem/gma: Drop stale pre-pocessor guardsNico Huber
2017-12-16nb/x4x/raminit: Rewrite SPD decode and timing selectionArthur Heymans
2017-12-12nb/intel/x4x/rcven.c: Fix programming coarse offsetArthur Heymans
2017-12-09intel/i440bx: Correct RAM init programmingKeith Hui
2017-11-30intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)Elyes HAOUAS
2017-11-03nb/intel/gm45: Enable LAPIC monotonic timerNico Huber
2017-10-29nb/intel/i3100: Don't select UDELAY_IOArthur Heymans
2017-10-283rdparty/lib{hwbase,gfxinit}: Update to latest masterNico Huber
2017-10-28drivers/intel/gma: Put gma_gfxinit() into its own headerNico Huber
2017-10-22nb/intel/pineview: Port ACPI opregion to pineviewPatrick Rudolph
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-10-19nb/sandybridge: Add a kconfig option to ignore XMP max DIMMsVagiz Trakhanov
2017-10-16sandybridge/acpi: remove unnessary check of PCI IDsVagiz Trakhanov
2017-10-16nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDsVagiz Trakhanov
2017-10-13nb/intel/*/gma: Port ACPI opregion to older platformsPatrick Rudolph
2017-10-12nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1Arthur Heymans
2017-10-03nb/intel/gm45: Remove UMA alignment optimizationNico Huber
2017-10-03nb/intel/sandybridge: Refactor dram_dimm_mapping()Nico Huber
2017-09-27nb/intel/sandybridge/raminit: Improve readabilityPatrick Rudolph
2017-09-25nb/i945/raminit: Don't fall back to smbus read on failed SPD decodeArthur Heymans
2017-09-22nb/intel/x4x: Select LAPIC_MONOTONIC_TIMERArthur Heymans
2017-09-22nb/intel/i945: Add space after comma in log messagePaul Menzel
2017-09-20nb/i945/raminit: Use common ddr2 decode functionsArthur Heymans
2017-09-20nb/intel/i945/early_init.c: Replace numbers with macrosElyes HAOUAS
2017-09-14device: acpi_name() should take a const struct deviceAaron Durbin
2017-09-13nb/intel/i945/raminit.c: Replace numbers with macrosElyes HAOUAS
2017-09-13intel/i440bx: Implement EARLY_CBMEM_INIT supportKeith Hui
2017-09-10nb/intel/i945: Clear timeout bits after disabling watchdogNico Huber
2017-09-06nb/intel/i945/raminit.c: Refactor tRD selectionArthur Heymans
2017-09-05nb/intel/common: Write MRC cache at exit of BS_DEV_INITNico Huber
2017-09-02nb/intel/pineview: Enable dram remappingArthur Heymans
2017-09-01nb/intel/i440bx/debug.c: Bugfix and cleanupKeith Hui
2017-09-01intel/i440bx: Move LATE_CBMEM_INIT under mainboardKyösti Mälkki
2017-08-27nb/intel/pineview: Fix typo in DRAM timing computationArthur Heymans
2017-08-20nb/intel/x4x: Fix booting with FSB800 DDR667 combinationArthur Heymans
2017-08-20nb/intel/x4x/raminit: Rework receive enable calibrationArthur Heymans
2017-08-18nb/intel/i440bx: Compile debug.c only if CONFIG_DEBUG_RAM_SETUPKeith Hui
2017-08-14nb/intel/sandybridge/gma: Fix S3 resumePatrick Rudolph
2017-08-11nb/intel/x4x/gma.c: Probe VGA EDID on DVI-I portsArthur Heymans
2017-08-11drivers/intel/gma/opregion: migrate from nb/commonMatt DeVillier
2017-08-10nb/intel/sandybridge/raminit: Add Kconfig option for fusesPatrick Rudolph
2017-08-07nb/intel/*/gma.c: Use macros for GMBUS numbersArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-30intel/sandybridge: Clean VGA BIOS ids up a littleNico Huber
2017-07-30intel/sandybridge: Gather MMCONF_BASE_ADDRESS defaultsNico Huber
2017-07-24nb/intel/i440bx: Add final newline to raminit.cMartin Roth
2017-07-23northbridge/intel/i440bx: Merge RAM init routinesKeith Hui
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 16:12:13 +0000