index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
Age
Commit message (
Expand
)
Author
2016-03-11
northbridge/i945/gma: Re-enable NVRAM tft_brightness
Alexander Couzens
2016-03-10
northbridge/intel/i440bx: Unify UDELAY selection
Stefan Reinauer
2016-03-09
northbridge/intel/gm45: Use TSC for ramstage timer per default
Stefan Reinauer
2016-03-05
sandybridge/gma_lvds: support both Sandy&Ivy on one board
Iru Cai
2016-03-03
nb/intel/sandybridge/raminit: Fill SMBIOS type17 info
Patrick Rudolph
2016-03-02
nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk
Patrick Rudolph
2016-03-02
nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic
Patrick Rudolph
2016-02-28
northbridge/intel: add missing #include guards
Iru Cai
2016-02-26
nb/intel/sandybridge/raminit: Adjust timB to prevent overflow
Patrick Rudolph
2016-02-26
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
Denis 'GNUtoo' Carikli
2016-02-20
nb/intel/sandybridge/raminit: Add XMP support
Patrick Rudolph
2016-02-19
nb/intel/sandybridge/raminit: Improve logging
Patrick Rudolph
2016-02-18
nb/intel/sandybridge: Start PEG link training
Patrick Rudolph
2016-02-18
southbridge/intel/bd82x6x: Use common gpio.c
Patrick Rudolph
2016-02-16
nb/intel/sandybridge/raminit: Add shift offset
Patrick Rudolph
2016-02-13
sandybridge: Always include MRC if not using native RAM init.
Vladimir Serbinenko
2016-02-12
Make MRC vs native a config rather than making a separate chipset for it.
Vladimir Serbinenko
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2016-02-10
Kconfig: Move defaults for CBFS_SIZE
Martin Roth
2016-02-09
sandybridge: Set all native gfx-related options in northbridge code.
Vladimir Serbinenko
2016-02-09
ivy: Add a possiblity for mainboard early init.
Vladimir Serbinenko
2016-02-09
Revert "northbridge/intel/peg: Disable unused ports"
Nico Huber
2016-02-04
northbridge/intel/peg: Disable unused ports
Patrick Rudolph
2016-02-04
nb/intel/sandybridge/raminit: Fix two dimms per channel
Patrick Rudolph
2016-01-29
Revert "northbridge/intel/sandybridge: Fix random raminit failures"
Vladimir Serbinenko
2016-01-29
nb/intel/x4x: Move to early cbmem
Damien Zammit
2016-01-29
nb/intel/x4x: Cleanup gma.c
Damien Zammit
2016-01-29
nb/intel/x4x: Tidy up raminit and fix msbpos() function
Damien Zammit
2016-01-29
nb/intel/x4x: Tidy up northbridge
Damien Zammit
2016-01-29
nb/intel/x4x: Fix memory hole with both channels populated
Damien Zammit
2016-01-28
nb/intel/pineview: Native VGA init (CRT)
Damien Zammit
2016-01-26
nb/intel/pineview: Increase MMCONF decoding to 256 busses
Damien Zammit
2016-01-20
nb/intel/pineview: Use macro names for memory base registers
Damien Zammit
2016-01-18
nb/intel/pineview: Fix decode_pciebar()
Damien Zammit
2016-01-18
header files: Fix guard name comments to match guard names
Martin Roth
2016-01-17
intel/sandybridge/raminit: fix ODT setting
Patrick Rudolph
2016-01-14
nb/intel/gm45: Backport configuration of panel power timings
Nico Huber
2016-01-14
nb/intel/gm45: Drop unnecessary panel power handling
Nico Huber
2016-01-13
intel/northbridge/sandy: raminit code cleanup
Patrick Rudolph
2016-01-13
northbridge/intel/x4x: clean up includes
Martin Roth
2016-01-12
nb/intel/gm45: Convert gma.c to `if (IS_ENABLED(` style
Nico Huber
2016-01-07
Correct some common spelling mistakes
Martin Roth
2015-12-31
nb/intel/gm45: Export low-power and (SFF) options
Nico Huber
2015-12-30
northbridge/intel/x4x: Native raminit
Damien Zammit
2015-12-29
northbridge/intel/x4x: Intel 4-series northbridge support
Damien Zammit
2015-12-16
northbridge/intel ACPI: Remove unused Local method
Martin Roth
2015-12-15
x86 acpi: remove ALIGN_CURRENT macro
Aaron Durbin
2015-12-06
Remove #ifdef checks on Kconfig symbols
Martin Roth
2015-12-02
northbridge/intel/pineview: Add native raminit
Damien Zammit
2015-12-02
northbridge/intel/pineview: Add remaining boilerplate code for northbridge
Damien Zammit
2015-11-24
northbridge/intel/pineview: Add minimal Pineview northbridge
Damien Zammit
2015-11-19
nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset
Patrick Rudolph
2015-11-19
nb/intel/sandybridge/raminit: Comment the code
Patrick Rudolph
2015-11-18
nb/intel/sandybridge: Fix PEG disablement
Patrick Rudolph
2015-11-18
nb/intel/sandybridge/northbridge: Initialize uma_memory_base in all cases
Patrick Rudolph
2015-11-18
northbridge/intel/sandybridge: Fix random raminit failures
Patrick Rudolph
2015-11-17
northbridge/intel/fsp_sandybridge: remove blank line
Martin Roth
2015-11-10
northbridge/intel: Add i89xx header file
Marc Jones
2015-11-05
nb/intel/sandybridge: Limit GFX workaround to Sandy Bridge
Nico Huber
2015-11-04
nb/intel/sandybridge: Add ACPI DMAR table
Nico Huber
2015-11-04
nb/intel/sandybridge: Enable basic IOMMU support
Nico Huber
2015-11-04
ACPI: Make DMAR flags settable
Nico Huber
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-30
Drop northbridge/i440lx
Stefan Reinauer
2015-10-29
nb/intel/sandybridge/gma: add disable function
Patrick Rudolph
2015-10-23
Intel: Move MCRS ResourceTemplate outside of _CRS method
Martin Roth
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-10-14
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
Martin Roth
2015-10-12
gma: Consolidate Intel IGD ACPI code some more
Nico Huber
2015-10-11
Kill lvds_num_lanes
Vladimir Serbinenko
2015-10-11
Derive lvds_dual_channel from EDID timings.
Vladimir Serbinenko
2015-10-09
nb/intel/sandybridge/raminit: Add edge write discovery check
Patrick Rudolph
2015-10-09
northbridge/intel/sandybridge: Do not disable PEG by default
Patrick Rudolph
2015-10-09
northbridge/intel/sandybridge: Enable PEG clock-gating on demand
Patrick Rudolph
2015-10-04
northbridge/intel/nehalem: Fix native VGA init
Nicolas Reinecke
2015-10-03
Remove FSP Rangeley SOC and mohonpeak board support
Alexandru Gagniuc
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-10-03
sandybridge ivybridge: Treat native init as first class citizen
Alexandru Gagniuc
2015-10-01
northbridge/intel/gm45: Fix native VGA init
Audrey Pearson
2015-09-24
coreboot: move TS_END_ROMSTAGE to one spot
Aaron Durbin
2015-09-07
intel/sandybridge: Do not guard native VGA init by #ifdefs
Alexandru Gagniuc
2015-09-07
intel i945: Fix native VGA initialization
Mono
2015-09-07
north/intel/sandybridge: Fix native VGA initialization
Alexandru Gagniuc
2015-09-07
intel: Do not hardcode the position of mrc.cache
Alexandru Gagniuc
2015-09-04
bootstate: remove need for #ifdef ENV_RAMSTAGE
Aaron Durbin
2015-09-04
x86: remove cpu_incs as romstage Make variable
Aaron Durbin
2015-08-31
northbridge/intel/gm45/Kconfig: Remove IOMMU symbol choice
Martin Roth
2015-08-28
edid: Use edid_mode struct to reduce redundancy
David Hendricks
2015-08-25
Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig
Martin Roth
2015-08-10
intel/i945: don't read structs out of uninitialized pointers
Patrick Georgi
2015-07-29
intel/haswell: fix CHROMEOS builds for haswell
Patrick Georgi
2015-07-22
intel raminit: rewrite timB high adjust calculation
Patrick Rudolph
2015-07-22
intel raminit: support two DIMMs per channel
Patrick Rudolph
2015-07-17
Remove unused Kconfig symbols in c code
Martin Roth
2015-07-14
intel/sandybridge/gma: Add graphics PCI Device IDs 0x0162 and 0x0152
Damien Zammit
2015-07-13
x86: flatten hierarchy
Stefan Reinauer
2015-07-13
intel raminit: improve logging
Patrick Rudolph
2015-07-13
intel raminit: fix timB high adjust calculation
Patrick Rudolph
2015-07-13
intel raminit: whitespace fixes
Patrick Rudolph
[next]