index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
x4x
/
x4x.h
Age
Commit message (
Expand
)
Author
2020-08-04
nb/intel/x4x: Change signature of `decode_pciebar`
Angel Pons
2020-08-03
nb/intel/x4x: Put host bridge registers into its own file
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-28
device: Constify struct device * parameter to write_acpi_tables
Furquan Shaikh
2020-04-05
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-11-15
nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCK
Arthur Heymans
2019-11-15
nb/intel/x4x: Move boilerplate romstage to a common location
Arthur Heymans
2019-11-13
nb/intel/x4x.h: Include stdint.h
Arthur Heymans
2019-11-04
nb/intel/x4x/x4x.h: Include iomap.h
Arthur Heymans
2019-09-28
nb,sb/intel: Clean up some __BOOTBLOCK__ and __SIMPLE_DEVICE__ use
Kyösti Mälkki
2019-06-21
nb/x4x: Rename {ddr,fsb}2{mhz,ps} as {ddr,fsb}_to_{mhz,ps}
Elyes HAOUAS
2018-12-03
nb/intel/x4x: Use common code for SMM in TSEG
Arthur Heymans
2018-07-30
northbridge/x4x: add MCHBAR AND/OR/AND_OR access macros
Felix Held
2018-06-14
nb/intel/x4x: Add the option for stacked channel map settings
Arthur Heymans
2018-05-24
nb/intel/x4x: Adapt post JEDEC for DDR3
Arthur Heymans
2018-05-24
nb/intel/x4x/raminit: Add DDR3 enhanced mode and power settings
Arthur Heymans
2018-05-24
nb/intel/x4x: Implement write leveling
Arthur Heymans
2018-05-24
nb/intel/x4x: Add DDR3 JEDEC init
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Make programming launch ddr3 specific
Arthur Heymans
2018-05-14
nb/intel/x4x: Rename a things that are not specific to DDR2
Arthur Heymans
2018-05-14
nb/x4x/raminit: Decode ddr3 dimms
Arthur Heymans
2018-05-01
nb/intel/x4x: Implement both read and write training
Arthur Heymans
2018-04-30
nb/x4x: Get rid of device_t
Elyes HAOUAS
2018-04-17
nb/intel/x4x: Add a convenient macro to loop over bytelanes
Arthur Heymans
2018-04-17
nb/intel/x4x: Clarify the raminit memory mapping
Arthur Heymans
2018-04-17
nb/intel/x4x: Refactor setting default dll settings
Arthur Heymans
2018-04-17
nb/intel/x4x: Use SPI flash to cache raminit results
Arthur Heymans
2017-12-16
nb/x4x/raminit: Rewrite SPD decode and timing selection
Arthur Heymans
2017-08-20
nb/intel/x4x/raminit: Rework receive enable calibration
Arthur Heymans
2017-05-22
nb/intel/x4x: Use a struct for dll settings instead of an array
Arthur Heymans
2017-03-21
nb/intel/x4x: Fix issues found by checkpatch.pl
Arthur Heymans
2017-02-17
nb/intel/x4x: Implement resume from S3 suspend
Arthur Heymans
2017-02-17
nb/intel/x4x: Fix raminit on reset path
Arthur Heymans
2016-12-03
nb/x4x: Fix sticky scratchpad register offset
Arthur Heymans
2016-11-28
nb/intel/x4x/raminit: Fix DIMM_IN_CHANNEL calculation
Nico Huber
2016-11-26
nb/intel/x4x: Fix and deflate `dimm_config` in raminit
Nico Huber
2016-11-21
nb/intel: Fix some spelling mistakes in comments and strings
Martin Roth
2016-09-12
src/northbridge: Improve code formatting
Elyes HAOUAS
2016-09-10
northbridge/intel/x4x: transition away from device_t
Antonello Dettori
2016-09-07
nb/intel/x4x: Turn on PEG graphics in device enable
Damien Zammit
2016-06-04
nb/intel/x4x: Fix unpopulated value
Damien Zammit
2016-05-31
nb/intel/x4x: Add DMI/EP init
Damien Zammit
2016-01-29
nb/intel/x4x: Tidy up northbridge
Damien Zammit
2016-01-13
northbridge/intel/x4x: clean up includes
Martin Roth
2015-12-29
northbridge/intel/x4x: Intel 4-series northbridge support
Damien Zammit