index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
Age
Commit message (
Expand
)
Author
2017-06-04
Kconfig: Add choice of framebuffer mode
Nico Huber
2017-06-02
Kconfig: Introduce HAVE_(VBE_)LINEAR_FRAMEBUFFER
Nico Huber
2017-06-02
Kconfig: Rework MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFG
Nico Huber
2017-05-20
nb/intel/sandybridge: Use macros to determine min and max of timA
Arthur Heymans
2017-05-19
nb/intel/sandybridge: Hide additional nb devices
Patrick Rudolph
2017-05-05
nb/intel/sandybridge/early_init: Use register name
Patrick Rudolph
2017-05-05
nb/intel/sandybridge/romstage: Use register name
Patrick Rudolph
2017-05-01
nb/intel/sandybridge/gma: Set up OpRegion in nb code
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix odt stretch
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Always run quick_ram_check
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Reduce log level
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix normalize_training
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add default values
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add debugging output
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add 100MHz refclock support
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Use Ivy Bridge specific values
Patrick Rudolph
2017-04-03
nb/intel: Deduplicate vbt header
Patrick Rudolph
2017-03-28
vboot: Select SoC-specific configuration for all Chrome OS boards
Julius Werner
2017-03-27
nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timings
Arthur Heymans
2017-01-06
nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>
Arthur Heymans
2016-12-16
nb/intel/sandybridge/raminit: Separate Sandybridge and Ivybridge
Patrick Rudolph
2016-12-09
intel/sandybridge: Use postcar_frame for MTRR setup
Kyösti Mälkki
2016-12-08
nb/intel/sandybridge: Lock PAVPC
Dennis Wassenberg
2016-12-07
MMCONF_SUPPORT: Drop redundant logging
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Consolidate resource registration
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Flip default to enabled
Kyösti Mälkki
2016-12-07
PCI ops: MMCONF_SUPPORT_DEFAULT is required
Kyösti Mälkki
2016-12-06
CPU: Declare cpu_phys_address_size() for all arch
Kyösti Mälkki
2016-12-06
intel PCI ops: Remove explicit PCI MMCONF access
Kyösti Mälkki
2016-12-05
nb/intel/sandybridge/raminit: Split raminit.c
Patrick Rudolph
2016-12-01
romstage_handoff: remove code duplication
Aaron Durbin
2016-11-29
nb/intel/nehalem,sandybridge: Hook up libgfxinit
Nico Huber
2016-11-29
nb/intel/sandybridge/raminit: Support CL > 11
Patrick Rudolph
2016-11-28
nb/intel/sandybridge/raminit: Reset internal state on fallback attempts
Patrick Rudolph
2016-11-22
nb/intel/sandybridge/raminit: Do not log inside busy-wait loop
Kyösti Mälkki
2016-11-22
Remove explicit select MMCONF_SUPPORT
Kyösti Mälkki
2016-11-21
nb/intel: Fix some spelling mistakes in comments and strings
Martin Roth
2016-11-20
intel sandy/ivy: Improve DIMM replacement detection
Kyösti Mälkki
2016-11-20
intel sandy/ivy: Skip SPD loading on S3 resume path
Kyösti Mälkki
2016-11-20
intel sandy/ivy: Move SPD loading after TS_BEFORE_INITRAM
Kyösti Mälkki
2016-11-20
intel sandy/ivy: Change CRC used to detect DIMM replacement
Kyösti Mälkki
2016-11-20
nb/intel/sandybridge/raminit: Fix disable_channel
Patrick Rudolph
2016-11-20
nb/intel/sandybridge/raminit: Find CMD rate per channel
Patrick Rudolph
2016-11-20
nb/intel/sandybridge/raminit: Define registers
Patrick Rudolph
2016-11-20
nb/intel/sandybridge/raminit: Get rid of fallback attempts
Patrick Rudolph
2016-11-20
nb/intel/sandybridge/raminit: Fix CAS Write Latency
Patrick Rudolph
2016-11-18
intel/sandybridge: Use romstage_handoff for S3
Kyösti Mälkki
2016-11-18
intel/sandybridge post-car: Redo MTRR settings and stack selection
Kyösti Mälkki
2016-11-11
intel post-car: Separate files for setup_stack_and_mtrrs()
Kyösti Mälkki
2016-11-11
intel/sandybridge: Use common ACPI S3 recovery
Kyösti Mälkki
2016-10-29
nb/intel/sandybridge/gma: Always initialize DP buffer translation
Nico Huber
2016-10-11
nb/intel/*/graphic_init: use sizeof instead of hardcoding edid size
Arthur Heymans
2016-10-11
cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZE
Nico Huber
2016-10-04
src/northbridge: Remove unnecessary whitespace
Elyes HAOUAS
2016-10-04
src/northbridge: Remove whitespace after sizeof
Elyes HAOUAS
2016-09-27
northbridge/sandybridge/raminit_mrc.c: fix missing include
Matt DeVillier
2016-09-27
nb/intel/*/gma.c: remove spaces at the fake vbt generation
Arthur Heymans
2016-09-04
northbridge/intel/sandybridge: transition away from device_t
Antonello Dettori
2016-08-31
northbridge/intel: Add required space before opening parenthesis '('
Elyes HAOUAS
2016-08-01
Remove non-ascii & unprintable characters
Martin Roth
2016-07-31
src/northbridge: Capitalize CPU, RAM and ROM
Elyes HAOUAS
2016-07-28
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
Furquan Shaikh
2016-07-26
intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE
Kyösti Mälkki
2016-07-07
intel/sandybridge: read correct leaf for cpu family
Ryan Salsamendi
2016-06-23
intel/sandybridge: Fix builds with System Agent blob
Kyösti Mälkki
2016-06-22
intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-20
nb/intel/sandybridge/raminit: Use supported CAS
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Do code cleanup
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Do code cleanup
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Allow 933Mhz on Lenovo devices
Patrick Rudolph
2016-06-17
intel/model_206ax: Move platform specific defines
Kyösti Mälkki
2016-06-17
Move definitions of HIGH_MEMORY_SAVE
Kyösti Mälkki
2016-06-12
nb/intel/raminit (native): Read PCI mmio size from devicetree
Patrick Rudolph
2016-06-12
nb/intel: Factor out common MRC code
Patrick Rudolph
2016-05-31
Fix leaking CONFIG_VGA=y
Kyösti Mälkki
2016-05-04
nb/intel/sandybridge/raminit: support calling dram_freq multiple times
Patrick Rudolph
2016-05-04
nb/intel/sandybridge/raminit: add additional fallbacks
Patrick Rudolph
2016-04-29
nb/intel/sandybridge/raminit: fix regression "always use mrccache"
Patrick Rudolph
2016-04-10
nb/intel/sandybridge/raminit: always use mrccache
Patrick Rudolph
2016-04-05
nb/intel/sandybridge/raminit: die in toplevel function
Patrick Rudolph
2016-04-05
nb/intel/sandybridge/raminit: prepare raminit for fallback
Patrick Rudolph
2016-03-30
nb/intel/sandybridge/raminit: move ram training into seperate function
Patrick Rudolph
2016-03-29
nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing
Patrick Rudolph
2016-03-11
northbridge/intel: move mrccache.c of sandybridge + haswell to common
Alexander Couzens
2016-03-11
northbridge/intel: move mrc_cache definition into a common header
Alexander Couzens
2016-03-11
nortbridge/sandybridge/mrccache: parse the return code of flash->write
Alexander Couzens
2016-03-05
sandybridge/gma_lvds: support both Sandy&Ivy on one board
Iru Cai
2016-03-03
nb/intel/sandybridge/raminit: Fill SMBIOS type17 info
Patrick Rudolph
2016-03-02
nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk
Patrick Rudolph
2016-03-02
nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic
Patrick Rudolph
2016-02-28
northbridge/intel: add missing #include guards
Iru Cai
2016-02-26
nb/intel/sandybridge/raminit: Adjust timB to prevent overflow
Patrick Rudolph
2016-02-26
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
Denis 'GNUtoo' Carikli
2016-02-20
nb/intel/sandybridge/raminit: Add XMP support
Patrick Rudolph
2016-02-19
nb/intel/sandybridge/raminit: Improve logging
Patrick Rudolph
2016-02-18
nb/intel/sandybridge: Start PEG link training
Patrick Rudolph
2016-02-18
southbridge/intel/bd82x6x: Use common gpio.c
Patrick Rudolph
2016-02-16
nb/intel/sandybridge/raminit: Add shift offset
Patrick Rudolph
2016-02-13
sandybridge: Always include MRC if not using native RAM init.
Vladimir Serbinenko
2016-02-12
Make MRC vs native a config rather than making a separate chipset for it.
Vladimir Serbinenko
[next]