summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge
AgeCommit message (Expand)Author
2018-06-04src: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-06-04nb/intel: Use postcar_frame_add_romcache()Nico Huber
2018-06-04northbridge/intel: Remove unneeded includesElyes HAOUAS
2018-05-31{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriateNico Huber
2018-05-29src/northbridge: Add and update license headersMartin Roth
2018-05-24nb/intel/sandybridge: Get rid of device_tElyes HAOUAS
2018-05-08{mb,nb,soc}: Remove references to pci_bus_default_ops()Nico Huber
2018-04-30nb/intel/sandybridge: Get rid of device_tElyes HAOUAS
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-04-16nb/intel/sandybridge: support more XMP timingsDan Elkouby
2018-04-13nb/intel/sandybridge/peg: Add PEG driver stubPatrick Rudolph
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2018-02-27sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans
2018-02-06nb/intel/sandybridge: Always use the same MMCONF_BASE_ADDRESSArthur Heymans
2018-02-02nb/intel/sandybridge: Add required space before opening parenthesis '('Elyes HAOUAS
2018-01-31nb/intel/*.h: Remove left-over register definitionsPatrick Rudolph
2018-01-26nb/intel/sandybridge: Use common mrc cache functionsArthur Heymans
2018-01-23sb/intel/bd82x6x: Reduce function-disable messNico Huber
2018-01-18security/tpm: Change TPM naming for different layers.Philipp Deppenwiese
2018-01-18security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese
2017-12-20intel/gma: fix RPNFREQ_VAL bitmaskFelix Held
2017-10-283rdparty/lib{hwbase,gfxinit}: Update to latest masterNico Huber
2017-10-28drivers/intel/gma: Put gma_gfxinit() into its own headerNico Huber
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-10-19nb/sandybridge: Add a kconfig option to ignore XMP max DIMMsVagiz Trakhanov
2017-10-16sandybridge/acpi: remove unnessary check of PCI IDsVagiz Trakhanov
2017-10-16nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDsVagiz Trakhanov
2017-10-12nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1Arthur Heymans
2017-10-03nb/intel/sandybridge: Refactor dram_dimm_mapping()Nico Huber
2017-09-27nb/intel/sandybridge/raminit: Improve readabilityPatrick Rudolph
2017-09-14device: acpi_name() should take a const struct deviceAaron Durbin
2017-08-14nb/intel/sandybridge/gma: Fix S3 resumePatrick Rudolph
2017-08-11drivers/intel/gma/opregion: migrate from nb/commonMatt DeVillier
2017-08-10nb/intel/sandybridge/raminit: Add Kconfig option for fusesPatrick Rudolph
2017-08-07nb/intel/*/gma.c: Use macros for GMBUS numbersArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-30intel/sandybridge: Clean VGA BIOS ids up a littleNico Huber
2017-07-30intel/sandybridge: Gather MMCONF_BASE_ADDRESS defaultsNico Huber
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-12nb/intel/sandybridge/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12drv/intel/gma/opregion: Add interface for GNVS ASLB handlingPatrick Rudolph
2017-06-27nb/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-27nb/intel/sandybridge: Fill in acpi_namePatrick Rudolph
2017-06-22nb/intel/sandybridge/raminit: Fix dual DIMM command ratePatrick Rudolph
2017-06-15nb/intel/sandybridge/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-12nb/intel/ivybridge: Improve CAS freq selectionArthur Heymans
2017-06-12nb/intel/sandybridge: Improve CAS freq selectionArthur Heymans
2017-06-09cpu/intel/model_206ax: Use tsc monotonic timerPatrick Rudolph
2017-06-08device/Kconfig: Put gfx init methods into a `choice`Nico Huber
2017-06-08nb/intel/sandybridge/raminit: Advertise correct frequencyPatrick Rudolph
2017-06-04Kconfig: Add choice of framebuffer modeNico Huber
2017-06-02Kconfig: Introduce HAVE_(VBE_)LINEAR_FRAMEBUFFERNico Huber
2017-06-02Kconfig: Rework MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFGNico Huber
2017-05-20nb/intel/sandybridge: Use macros to determine min and max of timAArthur Heymans
2017-05-19nb/intel/sandybridge: Hide additional nb devicesPatrick Rudolph
2017-05-05nb/intel/sandybridge/early_init: Use register namePatrick Rudolph
2017-05-05nb/intel/sandybridge/romstage: Use register namePatrick Rudolph
2017-05-01nb/intel/sandybridge/gma: Set up OpRegion in nb codePatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Fix odt stretchPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Always run quick_ram_checkPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Reduce log levelPatrick Rudolph
2017-04-07nb/intel/sandybridge/raminit: Fix normalize_trainingPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add default valuesPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add debugging outputPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Add 100MHz refclock supportPatrick Rudolph
2017-04-04nb/intel/sandybridge/raminit: Use Ivy Bridge specific valuesPatrick Rudolph
2017-04-03nb/intel: Deduplicate vbt headerPatrick Rudolph
2017-03-28vboot: Select SoC-specific configuration for all Chrome OS boardsJulius Werner
2017-03-27nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timingsArthur Heymans
2017-01-06nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>Arthur Heymans
2016-12-16nb/intel/sandybridge/raminit: Separate Sandybridge and IvybridgePatrick Rudolph
2016-12-09intel/sandybridge: Use postcar_frame for MTRR setupKyösti Mälkki
2016-12-08nb/intel/sandybridge: Lock PAVPCDennis Wassenberg
2016-12-07MMCONF_SUPPORT: Drop redundant loggingKyösti Mälkki
2016-12-07MMCONF_SUPPORT: Consolidate resource registrationKyösti Mälkki
2016-12-07MMCONF_SUPPORT: Flip default to enabledKyösti Mälkki
2016-12-07PCI ops: MMCONF_SUPPORT_DEFAULT is requiredKyösti Mälkki
2016-12-06CPU: Declare cpu_phys_address_size() for all archKyösti Mälkki
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-12-05nb/intel/sandybridge/raminit: Split raminit.cPatrick Rudolph
2016-12-01romstage_handoff: remove code duplicationAaron Durbin
2016-11-29nb/intel/nehalem,sandybridge: Hook up libgfxinitNico Huber
2016-11-29nb/intel/sandybridge/raminit: Support CL > 11Patrick Rudolph
2016-11-28nb/intel/sandybridge/raminit: Reset internal state on fallback attemptsPatrick Rudolph
2016-11-22nb/intel/sandybridge/raminit: Do not log inside busy-wait loopKyösti Mälkki
2016-11-22Remove explicit select MMCONF_SUPPORTKyösti Mälkki
2016-11-21nb/intel: Fix some spelling mistakes in comments and stringsMartin Roth
2016-11-20intel sandy/ivy: Improve DIMM replacement detectionKyösti Mälkki
2016-11-20intel sandy/ivy: Skip SPD loading on S3 resume pathKyösti Mälkki
2016-11-20intel sandy/ivy: Move SPD loading after TS_BEFORE_INITRAMKyösti Mälkki
2016-11-20intel sandy/ivy: Change CRC used to detect DIMM replacementKyösti Mälkki
2016-11-20nb/intel/sandybridge/raminit: Fix disable_channelPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Find CMD rate per channelPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Define registersPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Get rid of fallback attemptsPatrick Rudolph
2016-11-20nb/intel/sandybridge/raminit: Fix CAS Write LatencyPatrick Rudolph
2016-11-18intel/sandybridge: Use romstage_handoff for S3Kyösti Mälkki
2016-11-18intel/sandybridge post-car: Redo MTRR settings and stack selectionKyösti Mälkki