| Age | Commit message (Expand) | Author |
|---|---|---|
| 2020-01-27 | nb/intel/sandybridge/raminit_common.h: add missing stdint.h include | Felix Held |
| 2020-01-27 | nb/intel/sandybridge: replace NORTHBRIDGE with HOST_BRIDGE define | Felix Held |
| 2020-01-10 | nb/intel/sandybridge: Add a bunch of MCHBAR defines | Angel Pons |
| 2020-01-01 | nb/intel/sandybridge: replace .val_4028 with .io_latency | Felix Held |
| 2020-01-01 | nb/intel/sandybridge: move MCHBAR register definitions to sandybridge.h | Felix Held |
| 2018-07-28 | intel/sandybridge: Don't hardcode platform type | Patrick Rudolph |
| 2018-07-26 | nb/intel/sandybridge/raminit: Fix PDWN_mode on desktops | Patrick Rudolph |
| 2018-04-16 | nb/intel/sandybridge: support more XMP timings | Dan Elkouby |
| 2017-04-04 | nb/intel/sandybridge/raminit: Use Ivy Bridge specific values | Patrick Rudolph |
| 2016-12-16 | nb/intel/sandybridge/raminit: Separate Sandybridge and Ivybridge | Patrick Rudolph |
| 2016-12-05 | nb/intel/sandybridge/raminit: Split raminit.c | Patrick Rudolph |
 |
index : coreboot.git | |
| my copy of coreboot | gitea |
| aboutsummaryrefslogtreecommitdiff |