index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
nehalem
Age
Commit message (
Expand
)
Author
2014-03-03
nehalem/raminit: Don't touch clock generator in raminit.
Vladimir Serbinenko
2014-02-25
Remove CACHE_ROM.
Vladimir Serbinenko
2014-02-24
intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB
Paul Menzel
2014-02-20
nehalem: Make SPD address map into parameter.
Vladimir Serbinenko
2014-02-20
nehalem/raminit: Fix typo of NUM_CHANNELS instead of NUM_SLOTS.
Vladimir Serbinenko
2014-02-06
MTRR: Mark all prefetchable resources as WRCOMB.
Vladimir Serbinenko
2014-01-23
nehalem: Fix SMRAM register address
Vladimir Serbinenko
2014-01-23
X201: Move early nehalem S3 magic to right place.
Vladimir Serbinenko
2014-01-23
nehalem: Restore frequency ratio registers on S3 resume
Vladimir Serbinenko
2014-01-23
nehalem: Small cleanup to raminit RE bindings
Vladimir Serbinenko
2014-01-23
nehalem: Move mrc.cache to 0xfffe0000.
Vladimir Serbinenko
2014-01-23
nehalem: Simplify acpi.c by using __SIMPLE_DEVICE__
Vladimir Serbinenko
2014-01-22
CBMEM: Replace cbmem_initialize() with cbmem_recovery()
Kyösti Mälkki
2014-01-04
X201: Fix native video init
Vladimir Serbinenko
2013-11-25
Support for nehalem northbridge
Vladimir Serbinenko