summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/nehalem
AgeCommit message (Expand)Author
2019-11-04nb/intel: Use defined DEFAULT_RCBAElyes HAOUAS
2019-11-04nb/intel/nehalem: Fix 'dead assignment'Elyes HAOUAS
2019-11-01lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans
2019-11-01nb/intel: Remove unused 'barrier()'Elyes HAOUAS
2019-10-29nb/intel/{nehalem,x4x}: Remove unused 'include <pc80/vga_io.h>'Elyes HAOUAS
2019-10-28src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS
2019-10-27src/[northbridge,security]: change "unsigned" to "unsigned int"Martin Roth
2019-10-24acpi: Drop wrong _ADR objects for PCI host bridgesElyes HAOUAS
2019-10-21src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS
2019-10-17nb/intel/nehalem/vboot: Ignore invalid POSTINIT on TPM startupArthur Heymans
2019-10-17nb/intel/nehalem: Only enable_smbus onceArthur Heymans
2019-10-17nb/intel/nehalem: use pmclib to detect S3 resumeArthur Heymans
2019-10-17nb/intel/nehalem: Add some debug outputArthur Heymans
2019-10-17nb/intel/nehalem: Change the output verbosity of raminit timingsArthur Heymans
2019-10-13nb/intel/nehalem: Start VBOOT in bootblock with a separate verstageArthur Heymans
2019-10-13nb/intel/nehalem: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-10-13sb/intel/ibexpeak: Move some early PCH init after console initArthur Heymans
2019-10-06nb/intel/nehalem: Don't run graphic init on S3 resumeArthur Heymans
2019-10-06nb/intel/nehalem: Move PCH init to sb/intel/ibexpeakArthur Heymans
2019-10-06nb/intel/nehalem: Move romstage boilerplate to a common locationArthur Heymans
2019-10-06nb/intel/nehalem: Don't link walkcbfs.S in romstageArthur Heymans
2019-10-06nb/intel/nehalem: Remove bogus GT PM initArthur Heymans
2019-10-06nb/intel/nehalem: Disable PEG and IGD based on devicetreeArthur Heymans
2019-10-06nb/nehalem: Remove bogus MCHBAR writesArthur Heymans
2019-10-01intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki
2019-09-20nb/intel/nehalem: Enabled VBOOT supportPatrick Rudolph
2019-09-17nb/nehalem: Move MMCONF_BASE_ADDRESS to a common placeArthur Heymans
2019-09-15northbridge: Remove unused include <device/pci_ops.h>Elyes HAOUAS
2019-09-13drivers/elog: Add elog_boot_notify()Kyösti Mälkki
2019-09-13intel/nehalem: Refactor ACPI S3 detectionKyösti Mälkki
2019-09-12nb/intel/nehalem: Add a header for raminit_tables.cAngel Pons
2019-08-28intel/smm/gen1: Use smm_subregion()Kyösti Mälkki
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-22arch/x86: Add <arch/romstage.h>Kyösti Mälkki
2019-08-15intel/smm/gen1: Rename header fileKyösti Mälkki
2019-08-15arch/x86: Add postcar_frame_common_mtrrs()Kyösti Mälkki
2019-08-15cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki
2019-08-15cpu/intel: Replace bsp_init_and_start_aps()Kyösti Mälkki
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki
2019-08-07northbridge/intel: Rename ram_calc.c to memmap.cKyösti Mälkki
2019-08-07intel/nehalem,sandybridge: Move stage_cache support functionKyösti Mälkki
2019-07-17nb/intel/nehalem: Prevent out of bounds readJacob Garber
2019-07-10nb/intel/nehalem: Tidy quickpath_reserved calculationJacob Garber
2019-07-10nb/intel/nehalem: Die if no memory ranks foundJacob Garber
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-07-08intel/nehalem: Move TSC_MONOTONIC_TIMERKyösti Mälkki
2019-07-04arch/x86: Adjust size of postcar stackKyösti Mälkki
2019-06-21nb/intel/nehalem/raminit.c: Remove variable set but not usedElyes HAOUAS
2019-06-21nb/intel/nehalem/raminit.c: Remove variable set but not usedElyes HAOUAS
2019-05-29src/northbridge: Add missing 'include <types.h>'Elyes HAOUAS
2019-05-29nb/intel/nehalem: Call smm_region_start() functionArthur Heymans
2019-05-27cpu/intel/model_2065x: Put stage cache in TSEGArthur Heymans
2019-05-27cpu/intel/model_2065x: Use parallel MP initArthur Heymans
2019-04-29nb/intel/nehalem: Use system_reset() and full_reset()Elyes HAOUAS
2019-04-20nb/intel/nehalem: Hide some raminit output messagesArthur Heymans
2019-03-21{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-06Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-02-12nb/intel/nehalem: Remove CAR_GLOBAL useArthur Heymans
2019-01-23Drop leftover debug function declarationsKyösti Mälkki
2019-01-13{mb,nb,soc/fsp_baytrail}: Get rid of dump_mem()Elyes HAOUAS
2019-01-06device: Use pcidev_path_on_root()Kyösti Mälkki
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2018-12-19northbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS
2018-11-29src: Remove duplicated round up functionElyes HAOUAS
2018-11-16src: Remove unneeded include <cbmem.h>Elyes HAOUAS
2018-11-16src: Remove unneeded include <cbfs.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-19nb/intel/nehalem: Remove unneeded whitespaceElyes HAOUAS
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-09-25northbridge: Use 'unsigned int' to bare use of 'unsigned'Elyes HAOUAS
2018-08-04nehalem/raminit: remove read_mchbar functionsFelix Held
2018-08-04nehalem/raminit: clean up code and remove write_mchbar functionsFelix Held
2018-08-04northbridge/nehalem: add MCHBAR8/16 AND_OR macrosFelix Held
2018-08-04nehalem/raminit: clean up code and use MCHBAR macrosFelix Held
2018-08-04nehalem/raminit: remove REAL define and most dead codeFelix Held
2018-07-30nb/intel/gm45: Use common code for SMM in TSEGArthur Heymans
2018-07-30northbridge/nehalem: add MCHBAR AND/OR/AND_OR macrosFelix Held
2018-07-30northbridge/nehalem: clean up header fileFelix Held
2018-07-26nb/intel/nehalem: Remove the C native graphic initArthur Heymans
2018-07-09src/northbridge: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-07-02src/nb: Fix non-local header treated as localElyes HAOUAS
2018-06-21Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans
2018-06-17nb/intel/nehalem: Fix DEVEN definesPatrick Rudolph
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-05cpu/intel/model_2065x: Switch to POSTCAR_STAGEArthur Heymans
2018-06-04nb/intel: Use postcar_frame_add_romcache()Nico Huber
2018-06-04northbridge/intel: Remove unneeded includesElyes HAOUAS
2018-05-31{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriateNico Huber
2018-05-29src/northbridge: Add and update license headersMartin Roth
2018-05-21nb/intel/nehalem: Fix smashed stack in romstageMatthias Gazzari
2018-05-18nb/intel/nehalem: Use the common mrc cache driverArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-15 13:13:23 +0000