aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell
AgeCommit message (Expand)Author
2019-05-23nb/intel/haswell: Remove variable set but not usedElyes HAOUAS
2019-05-22post_code: add post code for invalid vendor binaryKeith Short
2019-05-15src/northbridge: Remove unneeded include <arch/io.h>Elyes HAOUAS
2019-05-06src: Remove unused include <halt.h>Elyes HAOUAS
2019-05-03nb/intel/haswell: correct a typo in KconfigJoel Kitching
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-29nb/intel/haswell: Use system_reset()Elyes HAOUAS
2019-04-23sb/intel/lynxpoint: Enable LPC/SIO setup in bootblockArthur Heymans
2019-04-21nb/intel/haswell: Add an option for where verstage startsArthur Heymans
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-04-06src: Use include <delay.h> when appropriateElyes HAOUAS
2019-04-01vboot: Select CONFIG_VBOOT_OPROM_MATTERS in more casesJulius Werner
2019-03-21{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-06Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-01-23Drop leftover debug function declarationsKyösti Mälkki
2019-01-13{mb,nb,soc/fsp_baytrail}: Get rid of dump_mem()Elyes HAOUAS
2019-01-06device: Use pcidev_path_on_root()Kyösti Mälkki
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2019-01-03nb/intel/haswell: Add support for PEGTristan Corrick
2018-12-29nb/intel/haswell: Handle boards that do not support IGDTristan Corrick
2018-12-29nb/intel/haswell: Don't unconditionally set DEVENTristan Corrick
2018-12-29nb/intel/haswell: Use DEVEN to disable devicesTristan Corrick
2018-12-19northbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS
2018-12-18northbridge: Remove unneeded include <pc80/mc146818rtc.h>Elyes HAOUAS
2018-12-18nb/intel/haswell: Add server processor host bridge device IDIru Cai
2018-12-18Fix typos involving "the the"Jonathan Neuschäfer
2018-12-13cpuid: Add helper function for cpuid(1) functionsSubrata Banik
2018-11-21nb/intel/haswell: Move MMCONF_BASE_ADDRESS to northbridge KconfigElyes HAOUAS
2018-11-16src: Remove unneeded include <cbmem.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-02nb/intel/haswell: Consolidate memory controller PCI driver structsTristan Corrick
2018-11-01nb/intel/haswell/gma: Support boards that have DDI E connectedTristan Corrick
2018-11-01sb/intel/lynxpoint: Automatically generate the ACPI PCI routing tableTristan Corrick
2018-11-01nb/intel/haswell: Add a PCI ID for a Mini-HD audio controllerTristan Corrick
2018-11-01nb/intel/haswell: Add a PCI ID for a desktop memory controllerTristan Corrick
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-11src: Replace MSR addresses with macrosElyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2018-09-25northbridge: Use 'unsigned int' to bare use of 'unsigned'Elyes HAOUAS
2018-08-22nb/intel/*/gma.c: Skip NGI when VGA decode is not enabledArthur Heymans
2018-08-13nb/intel/haswell: Always locate mrc.bin in the COREBOOT fmap regionArthur Heymans
2018-07-02src/nb: Fix non-local header treated as localElyes HAOUAS
2018-06-30arch/x86/acpi: Add DMAR RMRR helper functionsMatt DeVillier
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans
2018-06-04src: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-06-04northbridge/intel: Remove unneeded includesElyes HAOUAS
2018-05-29src/northbridge: Add and update license headersMartin Roth
2018-05-18nb/intel/haswell: Get rid of device_tElyes HAOUAS
2018-05-08{mb,nb,soc}: Remove references to pci_bus_default_ops()Nico Huber
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-03-08nb/intel/haswell;sb/intel/lynxpoint: Enable VT-d and X2APICMatt DeVillier
2018-03-08nb/intel/haswell: Generate ACPI DMAR tableMatt DeVillier
2018-02-06nb/intel/haswell: Use the common MRC cache driverArthur Heymans
2018-01-31nb/intel/*.h: Remove left-over register definitionsPatrick Rudolph
2017-10-283rdparty/lib{hwbase,gfxinit}: Update to latest masterNico Huber
2017-10-28drivers/intel/gma: Put gma_gfxinit() into its own headerNico Huber
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-08-11drivers/intel/gma/opregion: migrate from nb/commonMatt DeVillier
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-12nb/intel/haswell/gma: Set ASLS on S3 resumePatrick Rudolph
2017-07-12drv/intel/gma/opregion: Add interface for GNVS ASLB handlingPatrick Rudolph
2017-07-06northbridge/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-07-03northbridge/intel/haswell: Fix copy paste errorRyan Salsamendi
2017-07-03northbridge/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-06-29nb/haswell: set ASLB gnvs to OpRegion ACPI memory addressMatt DeVillier
2017-06-27nb/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-22nb/intel/haswell/raminit: Die if cbmem_add() failsNico Huber
2017-06-16haswell: add CBMEM_MEMINFO table when initing RAMMatt DeVillier
2017-06-15nb/intel/haswell/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-06-15nb/intel/haswell/gma: Write ACPI tablesPatrick Rudolph
2017-06-08device/Kconfig: Put gfx init methods into a `choice`Nico Huber
2017-05-22nb/intel/haswell: Fix up C NGI remnantsNico Huber
2017-04-24northbridge/haswell: clean up native graphics init codeMatt DeVillier
2017-04-03nb/intel: Deduplicate vbt headerPatrick Rudolph
2017-03-28vboot: Select SoC-specific configuration for all Chrome OS boardsJulius Werner
2017-02-04Only show CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM option when implementedArthur Heymans
2017-01-06nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>Arthur Heymans
2016-12-20nb/intel/haswell: Hook up libgfxinitArthur Heymans
2016-12-07MMCONF_SUPPORT: Flip default to enabledKyösti Mälkki
2016-12-07PCI ops: MMCONF_SUPPORT_DEFAULT is requiredKyösti Mälkki
2016-11-22Remove explicit select MMCONF_SUPPORTKyösti Mälkki
2016-11-21nb/intel: Fix some spelling mistakes in comments and stringsMartin Roth
2016-10-04src/northbridge: Remove unnecessary whitespaceElyes HAOUAS
2016-09-20northbridge/intel/haswell: Add space around operatorsElyes HAOUAS
2016-09-12src/northbridge: Improve code formattingElyes HAOUAS
2016-08-31northbridge/intel: Add required space before opening parenthesis '('Elyes HAOUAS
2016-07-31src/northbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-06-12nb/intel: Factor out common MRC codePatrick Rudolph
2016-03-11northbridge/intel: move mrccache.c of sandybridge + haswell to commonAlexander Couzens
2016-03-11northbridge/intel: move mrc_cache definition into a common headerAlexander Couzens
2016-02-28northbridge/intel: add missing #include guardsIru Cai
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 21:07:05 +0000