index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
gm45
/
ram_calc.c
Age
Commit message (
Expand
)
Author
2018-06-04
nb/intel: Use postcar_frame_add_romcache()
Nico Huber
2018-05-31
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
Nico Huber
2018-03-28
nb/intel/gm45: Allocate a 8M TSEG region
Arthur Heymans
2016-12-11
intel i945 gm45 x4x post-car: Use postcar_frame for MTRR setup
Kyösti Mälkki
2016-12-11
intel i945 gm45 x4x: Apply cbmem_top() alignment
Kyösti Mälkki
2016-11-15
nb/gm45: Refactor IGD vram decoding
Arthur Heymans
2016-11-11
intel post-car: Separate files for setup_stack_and_mtrrs()
Kyösti Mälkki
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-27
CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM
Kyösti Mälkki
2014-08-16
gm45: Recognize 48MiB gfx UMA.
Vladimir Serbinenko
2013-09-11
CBMEM: Unify get_top_of_ram()
Kyösti Mälkki
2013-08-24
Add pci_devfn_t and use with __SIMPLE_DEVICE__
Kyösti Mälkki
2013-08-01
Add directive __SIMPLE_DEVICE__
Kyösti Mälkki
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2012-11-27
intel/gm45: new northbridge
Patrick Georgi