index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
amd
/
amdmct
Age
Commit message (
Expand
)
Author
2016-01-24
nb/amd/mct_ddr3: Properly set MR0 WR value
Timothy Pearson
2016-01-24
nb/amd/mct_ddr3: Add additional verbose-level debug statements
Timothy Pearson
2016-01-24
nb/amd/mct_ddr3: Update drive strength configuration
Timothy Pearson
2016-01-24
northbridge/amd/amdmct/mct_ddr3: Enable fast refresh on ETR devices
Timothy Pearson
2016-01-24
northbridge/amd/amdmct: Add termination and timing values for C32 sockets
Timothy Pearson
2016-01-13
tree: drop last paragraph of GPL copyright header from new files
Martin Roth
2016-01-07
Correct some common spelling mistakes
Martin Roth
2015-12-01
nb/amd/mct_ddr3: Add Family 15h tristate enable codes
Timothy Pearson
2015-11-30
nb/amd/amdmct/mct_ddr3: Use StopOnError to decrease training time
Timothy Pearson
2015-11-30
nb/amd/mct_ddr3: Use antiphase to better center DQS window
Timothy Pearson
2015-11-29
nb/amd/mct_ddr3: Fix odd rank data corruption
Timothy Pearson
2015-11-29
nb/amd/amdmct/mct_ddr3: Fix a minor RDIMM CS select error
Timothy Pearson
2015-11-29
nb/amd/amdmct/mct_ddr3: Ensure channel clock skew is properly set
Timothy Pearson
2015-11-24
northbridge/amd/amdmct/mct_ddr3: Add CC6 setup information messages
Timothy Pearson
2015-11-24
northbridge/amd/amdmct/mct_ddr3: Add DDR3 termination debug output
Timothy Pearson
2015-11-24
amd/amdfam10: Control Fam15h cache partitioning via nvram
Timothy Pearson
2015-11-23
amd/amdmct/mct_ddr3: Fix poor performance on Family 15h CPUs
Timothy Pearson
2015-11-22
amd/amdmct/mct_ddr3: Set prefetch double stride to improve performance
Timothy Pearson
2015-11-22
nb/amd/amdmct/mct_ddr3: Force DRAM retraining on every boot
Timothy Pearson
2015-11-19
northbridge/amd/amdmct/mct_ddr3: Move K10D configuration into separate file
Timothy Pearson
2015-11-18
cpu/amd/fam10h-fam15h: Update Fam15h APIC config and startup sequence
Timothy Pearson
2015-11-16
northbridge/amd/mct_ddr3: Add registered and x4 DIMM support to Fam15h
Timothy Pearson
2015-11-16
amd/amdmct/mct_ddr3: Partially fix up registered DIMMs on Fam10h
Timothy Pearson
2015-11-16
nb/amd/mct_ddr3: Fix RDIMM errors due to undefined number of slots
Timothy Pearson
2015-11-15
northbridge/amd/amdmct: Reduce maximum number of DDR3 DIMMs
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix Family 10h boot failure
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Properly indicate clobbered registers
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Set SkewMemClk when both DCTs are in use
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Add missing Family 15h RDIMM Rtt values
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix null pointer access and related hangs
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Work around strange phy training issue
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Attempt to recover from phy training errors
Timothy Pearson
2015-11-15
amd/amdmct/mct_ddr3: Add Family 15h RDIMM timing and ODT values
Timothy Pearson
2015-11-15
cpu/amd: Fix AMD Family 15h ECC initialization reliability issues
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix lockups and wasted time during ECC init
Timothy Pearson
2015-11-14
northbridge/amd/amdmct/mct_ddr3: Add additional debug trace statements
Timothy Pearson
2015-11-14
northbridge/amd/amdfam10: Properly indicate node and channel in SMBIOS tables
Timothy Pearson
2015-11-12
northbridge/amd/amdmct/mct_ddr3: Update prefetcher configuration
Timothy Pearson
2015-11-12
northbridge/amd/amdmct: Clear memory before enabling ECC
Timothy Pearson
2015-11-12
src/northbridge/amd/amdmct: Add option to override bad SPD checksum
Timothy Pearson
2015-11-12
northbridge/amd/amdmct: Verify MCT NVRAM options before skipping training
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Fix crash on startup due to NULL pointer access
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Fix hang on boot due to invalid array access
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Skip DCT config write to Flash if unchanged
Timothy Pearson
2015-11-11
cpu/amd: Add CC6 support
Timothy Pearson
2015-11-11
mainboard/asus/kgpe-d16: Enable CC6
Timothy Pearson
2015-11-11
northbridge/amd/amdfam10: Enable CC6 DRAM save area setup
Timothy Pearson
2015-11-11
amd/amdmct/mct_ddr3: Use training values from previous boot if possible
Timothy Pearson
2015-11-11
amd/amdmct/mct_ddr3: Improve SPD DIMM detect reliability
Timothy Pearson
2015-11-10
northbridge/amd/amdmct/mct_ddr3: Clean up curly brace style violations
Timothy Pearson
2015-11-10
northbridge/amd/amdmct: Read SPD data into cache to decrease bootup time
Timothy Pearson
2015-11-08
amdmct/mct_ddr3: Disable Fam10h-specific MTRR setup on Fam15h
Timothy Pearson
2015-11-02
cpu/amd: Add initial AMD Family 15h support
Timothy Pearson
2015-11-02
northbridge/amd/amdmct/mct_ddr3: Fix S3 suspend overrunning the stack size limit
Timothy Pearson
2015-11-02
northbridge/amd/amdfam10: Set DIMM voltage based on SPD data
Timothy Pearson
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-30
northbridge/amd/amdmct/mct_ddr3: Add initial Suspend to RAM (S3) support
Timothy Pearson
2015-10-27
northbridge/amd/amdfam10: Limit maximum RAM clock to BKDG recommendations
Timothy Pearson
2015-10-26
northbridge/amd/amdmct: Fix broken AMD K10 DDR3 memory initalization
Timothy Pearson
2015-10-23
northbridge/amd/amdmct: Fix Family 15h detection
Timothy Pearson
2015-10-23
northbridge/amd/amdmct/mct_ddr3: Fix curly brace style violations
Timothy Pearson
2015-06-10
northbridge/amd/amdmct: Honor MMCONF_BASE_ADDRESS
Timothy Pearson
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-01
northbridge/amd/amdfam10: Collect DIMM information for ramstage use
Timothy Pearson
2015-04-01
northbridge/amd/amdmct: Pack MCT and DCT info structs
Timothy Pearson
2015-03-07
northbridge/amd/amdmct: Fix burst write depth on K10 rev. D and later
Timothy Pearson
2015-03-03
northbridge/amd/amdmct: Add revision D to K10 revision mask list
Timothy Pearson
2015-02-16
northbridge/amd/amdfam10: Remove Kconfig memory controller options
Timothy Pearson
2015-02-16
northbridge/amd/amdfam10: Fold back memory frequency based on MCT load
Timothy Pearson
2015-02-15
northbridge/amd/amdmct: Fix FTBFS with node interleaving enabled
Timothy Pearson
2015-02-15
northbridge/amd/amdmct: Allow override of memory settings via NVRAM
Timothy Pearson
2015-01-25
northbridge/amd: Add Kconfig options for ECC redirection
Timothy Pearson
2015-01-25
northbridge/amd: Add Kconfig options for ECC scrub rate
Timothy Pearson
2015-01-08
northbridge/amd: Doxygen fixes
Martin Roth
2015-01-06
northbridge: Drop print_ implementation from non-romcc boards
Stefan Reinauer
2014-07-29
Uniformly spell frequency unit symbol as Hz
Elyes HAOUAS
2014-07-24
northbridge/amd: Remove trailing whitespace
Elyes HAOUAS
2014-07-08
northbridge: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-05-23
northbridge/amd/amdmct: Incorrect usage of logical over bitwise and
Edward O'Callaghan
2014-05-23
northbridge/amd/amdmct: Superfluous parenthesis in if-statements
Edward O'Callaghan
2014-05-22
northbridge/amd/amdmct/mct: Initialize variables at the eol
Edward O'Callaghan
2014-01-28
x86: add common definitions for control registers
Aaron Durbin
2013-12-23
Coding style: punctuation cleanup [1/2].
Idwer Vollering
2013-06-03
northbridge/amd/amdmct: Use `static const` instead of `const static`
Paul Menzel
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-05-08
Clean up #ifs
Patrick Georgi
2012-03-02
Fix ECC disable option for AMD Fam10 DDR2 and DDR3.
Marc Jones
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-10-15
AMD CPU and chipset fixes for compilation with gcc 4.6
Stefan Reinauer
2011-09-24
Add AMD Family 10h PH-E0 support
QingPei Wang
2011-06-03
This patch sets max freq defaults for ddr2 and ddr3for fam10.
Marc Jones
2011-03-28
Add AMD C32 support.
Zheng Bao
2011-02-28
Improving BKDG implementation of P-states,
Xavi Drudis Ferran
2011-02-28
Improving BKDG implementation of P-states,
Xavi Drudis Ferran
2011-02-28
Improving BKDG implementation of P-states,
Xavi Drudis Ferran
2011-02-28
Improving BKDG implementation of P-states,
Xavi Drudis Ferran
2011-02-28
Improving BKDG implementation of P-states,
Xavi Drudis Ferran
2011-01-20
For Cx, each ChipSel need to be sent MR command.
Zheng Bao
2011-01-17
The code is tested on my board with register DIMMs. More tests need to be
Zheng Bao
[next]