index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
amd
/
amdmct
/
mct_ddr3
/
mctwl.c
Age
Commit message (
Expand
)
Author
2016-09-21
northbridge/amd/amdmct: Improve code formatting
Elyes HAOUAS
2016-04-22
nb/amd/mct_ddr3: Enhance debugging around MEMCLK frequency change
Timothy Pearson
2015-11-23
amd/amdmct/mct_ddr3: Fix poor performance on Family 15h CPUs
Timothy Pearson
2015-11-16
northbridge/amd/mct_ddr3: Add registered and x4 DIMM support to Fam15h
Timothy Pearson
2015-11-16
nb/amd/mct_ddr3: Fix RDIMM errors due to undefined number of slots
Timothy Pearson
2015-11-02
cpu/amd: Add initial AMD Family 15h support
Timothy Pearson
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-26
northbridge/amd/amdmct: Fix broken AMD K10 DDR3 memory initalization
Timothy Pearson
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2011-01-17
The code is tested on my board with register DIMMs. More tests need to be
Zheng Bao
2011-01-06
Fix some settings fo AMD MCT. It is based on BIOS test suite.
Zheng Bao
2010-08-30
Multi-DIMMS on AMD ddr3 MCT channel B works.
Kerry She
2010-04-23
DDR3 support for AMD Fam10.
Zheng Bao