index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
supermicro
/
x10slm-f
/
romstage.c
Age
Commit message (
Expand
)
Author
2020-07-12
haswell: Move some MRC settings to devicetree
Angel Pons
2020-07-12
haswell: Add function to retrieve SPD addresses
Angel Pons
2020-07-12
haswell: Automatically determine system type
Angel Pons
2020-07-12
haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig option
Angel Pons
2020-07-12
haswell boards: Drop unused romstage.c includes
Angel Pons
2020-07-12
haswell: Factor out `max_ddr3_freq`
Angel Pons
2020-07-12
haswell: Compute disabled channel masks at runtime
Angel Pons
2020-07-12
mb/supermicro/x10slm-f: Factor out common MRC settings
Angel Pons
2020-07-12
haswell: Relocate `mainboard_romstage_entry` to northbridge
Angel Pons
2020-07-12
haswell: Drop `struct romstage_params` type
Angel Pons
2020-07-09
haswell: Drop GPIO indirection layers
Angel Pons
2020-07-09
haswell: Turn RCBA configuration into a function
Angel Pons
2020-07-08
sb/intel/lynxpoint: Factor out RCBA Function Disable
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-22
nb/intel/haswell: Deprecate WDB params in pei_data
Angel Pons
2020-04-04
mainboard/supermicro: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
mainboard/[^a-p]*: Remove copyright notices
Patrick Georgi
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-18
cpu/intel: Enter romstage without BIST
Kyösti Mälkki
2019-04-25
mb/supermicro/x10slm-f: Do SIO setup in bootblock
Tristan Corrick
2019-03-06
Remove DEFAULT_PCIEXBAR alias
Kyösti Mälkki
2019-03-04
device/pnp: Add header files for PNP ops
Kyösti Mälkki
2018-12-29
mainboard: Add Supermicro X10SLM+-F
Tristan Corrick