summaryrefslogtreecommitdiff
path: root/src/mainboard/ocp/tiogapass/dsdt.asl
AgeCommit message (Expand)Author
2021-01-27ACPI: Add top-level ASLKyösti Mälkki
2020-12-10soc/intel/xeon_sp/nvs: Use common global NVSMarc Jones
2020-11-07mainboard/ocp/tiogapass: Add xeon_sp pch.aslMarc Jones
2020-10-28mb/ocp/tiogapass/dsdt: Remove unnecessary commentsMaxim Polyakov
2020-10-28mb/ocp/tiogapass/acpi: Exclude uncore.asl from _SB scopeMaxim Polyakov
2020-10-13{src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS
2020-10-03soc/intel/xeon_sp: Use common ASL code for xeon_spMarc Jones
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-03-26soc/intel/xeon_sp: Refactor code to allow for additional CPUs typesAndrey Petrov
2020-03-18mainboard/[g-p]*: Remove copyright noticesPatrick Georgi
2020-03-06mainboard/ocp: Add support for OCP platform TiogaPassJonathan Zhang