summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
AgeCommit message (Expand)Author
2020-12-17mb/intel/adlrvp: Enable PCIEXP_HOTPLUG for TCSS TBT/USB4 portsV Sowmya
2020-12-14mb/intel/tglrvp: Enable CNVi Bluetooth for UP4Bora Guvendik
2020-12-14soc/intel/braswell: Clean up devicetree settingsAngel Pons
2020-12-14soc/intel/skylake: Drop always-zero PowerLimit4 dt settingAngel Pons
2020-12-14mb/intel/ehlcrb: Remove unrelated Kconfig settingsTan, Lean Sheng
2020-12-12mb/intel/adlrvp: Make CLKSRC and CLKREQ proper for PCIE RP8Subrata Banik
2020-12-10mb/intel/ehlcrb: Add EHL CRB memory initialization supportTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Update ehl_crb device treeTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove JSL sku id info in SMBIOSTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove IPU & MIPI related support from EHL CRBTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove board ID detection via ECTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove ChromeOS EC related headersTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove ChromeOS EC support from smihandlerTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Remove ChromeOS support from mainboardTan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Add missing 'include <console/console.h>'Tan, Lean Sheng
2020-12-10mb/intel/ehlcrb: Add initial mainboard codeTan, Lean Sheng
2020-12-09mb/intel/adlrvp: Add PMC.MUX.CONx device config for Conn2V Sowmya
2020-12-08mb/intel/tglrvp: Restrict SI_ME region to lower 16MiBFurquan Shaikh
2020-12-07mb/intel/adlrvp: Remove GPP_E0Meera Ravindranath
2020-12-06mb/*: Remove unnecessary selectsFelix Singer
2020-12-02cbfs: Simplify load/map API names, remove type argumentsJulius Werner
2020-12-02mb/intel/adlrvp: Replace tab by white space in devicetreeMeera Ravindranath
2020-12-01mb/intel/jslrvp: Modify the flash layout for fsp debug buildV Sowmya
2020-12-01mb/intel/adlrvp: Remove unused EC_SYNC_IRQ GPIO on ADLRVPSubrata Banik
2020-12-01mb/intel/adlrvp: Add ASL support for WFC annd UFCVarshit Pandya
2020-12-01mb/intel/adlrvp: Configure Camera related GPIO as per schematicsVarshit Pandya
2020-12-01mb/intel/adlrvp: Update GPIO configuration as per schematicsVarshit Pandya
2020-12-01mainboard/intel/adlrvp: Enable PCH PCIe device over x1 slotSubrata Banik
2020-12-01mainboard/intel/adlrvp/spd: Update SPD for LP4x SKUSubrata Banik
2020-12-01mb/intel/adlrvp: Add support for LPDDR5Sridhar Siricilla
2020-12-01mb/intel/adlrvp: Refactor lpddr4_mem_config structureSubrata Banik
2020-11-29mb/intel/adlrvp: Disable dq_pins_interleaved for DDR4/5 RVPSubrata Banik
2020-11-24mb/**/cmos.layout: Drop copy-pasted SNB entries on non-SNBAngel Pons
2020-11-23mb/**/cmos.layout: Indent everything with tabsAngel Pons
2020-11-23mb/**/cmos.layout: Remove crusty commentsAngel Pons
2020-11-23mb/intel/adlrvp: Enable pre-boot display over HDMI-B portSubrata Banik
2020-11-18mb/intel/adlrvp: Update HPD1/2 GPIO as per latest schematicsSubrata Banik
2020-11-18mb/intel/jasperlake_rvp: Modify flash layout and enable CSE RW updateV Sowmya
2020-11-17src: Add missing 'include <console/console.h>'Elyes HAOUAS
2020-11-13mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen
2020-11-13mb/intel/adlrvp: Update WWAN GPIO as per latest schematicsSubrata Banik
2020-11-13soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner
2020-11-13broadwell: Flatten `acpi_init_gnvs` functionAngel Pons
2020-11-13broadwell: Factor out `acpi_fill_madt` functionAngel Pons
2020-11-13nb/intel/haswell/acpi: Merge `haswell.asl` into `hostbridge.asl`Angel Pons
2020-11-13soc/intel/broadwell/acpi: Rename `systemagent.asl`Angel Pons
2020-11-10sb/intel/lynxpoint/sata: Always use AHCI modeAngel Pons
2020-11-09mb/intel/adlrvp: Replace if-else-if ladder with switch constructSridhar Siricilla
2020-11-09mb/intel/adlrvp: Add PMC.MUX.CONx device configuration for adlrvpV Sowmya
2020-11-09mb/intel/jasperlake_rvp: Update Power Limit2 minimum valueSumeet R Pawnikar
2020-11-08mb/intel/adlrvp: Refactor ADLRVP code to get rid of 'variants/baseboard'Subrata Banik
2020-11-07mb/intel/adlrvp: Configure GPIOs to enable DMICSridhar Siricilla
2020-11-07mb/intel: Enable ALC711 Audio codec over SNDW0 linkSridhar Siricilla
2020-11-07mb/intel/adlrvp: Enable TCSS xDCI, TBT PCIe RP and DMA controllersV Sowmya
2020-11-07mb/intel/adlrvp: Configure the HPD GPIO'sV Sowmya
2020-11-05mb/intel/adlrvp: Add support for DDR5 memorySubrata Banik
2020-11-04mb/intel/baskingridge: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-11-04mb/intel/emeraldlake2: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-11-03soc/intel/broadwell: Relocate PCH ACPI filesAngel Pons
2020-11-02mb, soc/intel: Reorganize CNVi device entries in devicetreeFurquan Shaikh
2020-10-30tigerlake mainboards: switch to devtree aliases for PMC MUX connectorsTim Wawrzynczak
2020-10-30soc/intel/broadwell: Separate PCH in devicetreeAngel Pons
2020-10-30mb/intel/wtm2: Prepare devicetree for PCH splitAngel Pons
2020-10-29mb/intel/adlrvp: Add dq_pins_interleaved into 'struct mb_cfg'Subrata Banik
2020-10-26mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`Michael Niewöhner
2020-10-21soc/intel,mb/*: get rid of legacy pad macrosMichael Niewöhner
2020-10-19superio/nuvoton: Factor out equivalent Kconfig optionAngel Pons
2020-10-16mb/intel/adlrvp: Enable Hybrid storage modeSubrata Banik
2020-10-16mb/intel/adlrvp: Enable PCIE RP11 for optaneSubrata Banik
2020-10-16mb/intel/adlrvp: Fix SSD detection issue on ADL RVPSubrata Banik
2020-10-16mb/intel/adlrvp: Program GPIO for M.2 PCH SSDSubrata Banik
2020-10-14mb/intel/adlrvp: Add ADL-P mainboard ASL codeSubrata Banik
2020-10-14mb/intel/adlrvp: Add ADL-P ramstage mainboard codeSubrata Banik
2020-10-14mb/intel/tglrvp: Enable Pcie WWAN m.2Bora Guvendik
2020-10-13{src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS
2020-10-13mb, soc/intel: Switch to using drivers/wifi/generic for Intel WiFi devicesFurquan Shaikh
2020-10-13mb/intel/adlrvp/dsdt.asl: Use macro for DSDT revisionElyes HAOUAS
2020-10-13mb/intel/latest mainboards: Get rid of power button device in corebootSubrata Banik
2020-10-12mb/intel/d945gclf/acpi: Convert platform.asl to ASL 2.0 syntaxElyes HAOUAS
2020-10-12mb/intel: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-10-12mb/intel/tglrvp: Enable early EC syncAnil Kumar
2020-10-12mb/intel/tglrvp: Add support of TPM over SPIShaunak Saha
2020-10-11mb/intel/adlrvp: Add ADL-P romstage mainboard codeSubrata Banik
2020-10-08mb/intel/adlrvp: Add initial ADL-P mainboard codeSubrata Banik
2020-10-08mb/intel/{jslrvp,tglrvp}: Remove non-existent 'subdirs-y += ../common'Subrata Banik
2020-10-05soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik
2020-10-05mb/{google,intel}/{volteer,tglrvp}: Refer to common IPU ASLSubrata Banik
2020-10-03soc/intel/xeon_sp: Use common ASL code for xeon_spMarc Jones
2020-10-01mb/intel/tglrvp/variants/tglrvp_up4 - Enable onboard HDMI and type-C displays...Jason Le
2020-09-29mb/intel/jslrvp: Update PMC as hidden deviceMaulik V Vaghela
2020-09-28mb/intel/tglrvp: Add DTT support for tglrvpSumeet R Pawnikar
2020-09-23mb/intel/tglrvp: Enable Intel Speed Shift Technology for Tigerlake RVPShreesh Chhabbi
2020-09-23treewide: rename GENERIC_SPD_BIN to HAVE_SPD_BIN_IN_CBFSMichael Niewöhner
2020-09-22mb/*: drop GENERIC_SPD_BIN from boards without soldered memoryMichael Niewöhner
2020-09-22soc/intel/jasperlake: Enable processor thermal control using PCI_DEVFNSumeet R Pawnikar
2020-09-21mb/intel/tglrvp: Enable CSE Firmware Lite SKUJamie Ryu
2020-09-21mb/intel: Drop unneeded empty linesElyes HAOUAS
2020-09-21mb/intel/tglrvp: Enable HECI interfaceJamie Ryu
2020-09-19apollolake boards: Enable CSE in devicetreeSubrata Banik
2020-09-17nb/intel/sandybridge: Drop casts from DEFAULT_{MCHBAR,DMIBAR}Angel Pons
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 01:01:01 +0000