summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
AgeCommit message (Expand)Author
2016-10-25mainboard/intel/kblrvp: Initial commit for Intel Kaby Lake RVP3Naresh G Solanki
2016-10-20kunimitsu: Add choice to select FSP driverNaresh G Solanki
2016-10-07src/mainboard: Remove whitespace after sizeofElyes HAOUAS
2016-10-07src/mainboard: Remove unnecessary whitespaceElyes HAOUAS
2016-10-07x86/acpi_device: Add support for GPIO output polarityFurquan Shaikh
2016-09-30mb/intel/d945gclf: Allow use of native graphic initArthur Heymans
2016-09-30mainboard/intel/galileo: Make FSP 2.0 the defaultLee Leahy
2016-09-30mainboard/intel/quark: Add FSP selection valuesLee Leahy
2016-09-28mainboard/intel/emeraldlake2/gpio.c: Use tabs for indentsElyes HAOUAS
2016-09-28mainboard/intel/eagleheights/debug.c: Use tabs for indentsElyes HAOUAS
2016-09-26mainboards,ec: provide common declaration for mainboard_ec_init()Aaron Durbin
2016-09-26mainboard/*/*/dsdt.asl: Use tabs for indentsElyes HAOUAS
2016-09-26mainboard/*/*/mptable.c: Improve code formattingElyes HAOUAS
2016-09-26mainboard/*/*/irq_tables.c: Use tabs for indentsElyes HAOUAS
2016-09-24intel/amenia: Remove Amenia mainboardAndrey Petrov
2016-09-20src/mainboard/getac - kontron: Add space around operatorsElyes HAOUAS
2016-09-19kunimitsu: Remove incorrect dereferencing of pointerRizwan Qureshi
2016-09-15camelbackmountain_fsp: Select SERIRQ_CONTINUOUS_MODEWerner Zeh
2016-09-15intel/amenia: Remove setting of GPIO_TIER1_SCI enable bitShaunak Saha
2016-09-15kunimitsu: Add FSP 2.0 support in romstageRizwan Qureshi
2016-09-14mainboard/intel/amenia: Configure PERST_0 pinVaibhav Shankar
2016-09-14mainboards/apollolake: Set RAPL power limit PL1 value to 12W.Sumeet Pawnikar
2016-09-12kunimitsu: Add initial FSP2.0 supportRizwan Qureshi
2016-09-07mb/intel/d945gclf: Disable combined mode to fix SATAArthur Heymans
2016-09-05intel/minnowmax: Clean up whitespaceMarshall Dawson
2016-09-04intel/minnowmax: Enable all PCIe portsMarshall Dawson
2016-09-04intel/minnowmax: Program GPIO for power LEDMarshall Dawson
2016-09-02drivers/intel/fsp2_0: Make FSP Headers Consumable out of BoxBrandon Breitenstein
2016-08-31i945: Enable changing VRAM sizeArthur Heymans
2016-08-31mainboard/*/Kconfig: Set GBB_HWID where missingPatrick Georgi
2016-08-25vboot: consolidate google_chromeec_early_init() callsAaron Durbin
2016-08-18Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUSAaron Durbin
2016-08-18intel/amenia: Update eMMC DLL settingsBora Guvendik
2016-08-17mainboard: Clean up boot_option/reboot_bits in cmos.layoutNico Huber
2016-08-14src/mainboard: Capitalize ROM, RAM, CPU and APICElyes HAOUAS
2016-08-11intel/amenia: Add MAINBOARD_FAMILY for ameniaBora Guvendik
2016-08-11intel/amenia: set default value for BOOT_MEDIA_SPI_BUSBora Guvendik
2016-08-11intel/amenia: Select UART_FOR_CONSOLE for ameniaBora Guvendik
2016-08-11intel/amenia: Update flash size to 16MBBora Guvendik
2016-08-08skylake/devicetree: Add PIRQ Routing programmingBarnali Sarkar
2016-08-05soc/intel/quark: Add FSP 2.0 romstage supportLee Leahy
2016-08-05soc/intel/quark: Add FSP 2.0 boot block supportLee Leahy
2016-08-04chromeec: Chrome EC firmware source selection for EC and PD firmwaresPaul Kocialkowski
2016-08-03mainboard/intel/galileo: Add FSP 2.0 Kconfig supportLee Leahy
2016-08-03mainboard/intel/galileo: Remove use of EDK-II macros & data typesLee Leahy
2016-08-02google/lars & intel/kunimitsu: Disable EC buildMartin Roth
2016-08-02intel/amenia: Add GPIO changes to assert SLP_S0/Reset signalShankar, Vaibhav
2016-08-01Add newlines at the end of all coreboot filesMartin Roth
2016-07-31intel/amenia: Enable DPTF in mainboardShaunak Saha
2016-07-31Remove extra newlines from the end of all coreboot files.Martin Roth
2016-07-31intel/wifi: Include conditionally in the buildKyösti Mälkki
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-28skylake/devicetree: Add LPC EC decode rangeSubrata Banik
2016-07-28skylake/mainboard: Define mainboard hook in bootblockSubrata Banik
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-07-28vboot: Separate vboot from chromeosFurquan Shaikh
2016-07-25skylake: Move CHROMEOS config to SoCFurquan Shaikh
2016-07-25apollolake: Move CHROMEOS config to SoCFurquan Shaikh
2016-07-25intel/amenia: Add chromeos.c to verstageFurquan Shaikh
2016-07-22intel/amenia: Write protect GPIO relative to bank offsetsselvar2
2016-07-19intel/amenia: Add DA7219 support in acpiHarsha Priya
2016-07-15intel/amenia: Add wake-up from lid openShaunak Saha
2016-07-15soc/intel/apollolake: Consolidate ISH enablingAndrey Petrov
2016-07-15mainboards/skylake: use common Chrome EC SMI helpersAaron Durbin
2016-07-15mainboards/apollolake: use common Chrome EC SMI helpersAaron Durbin
2016-07-15mainboards: remove direct acpi_slp_type usageAaron Durbin
2016-07-15mainboards: align on using ACPI_Sx definitionsAaron Durbin
2016-07-15Google Mainboards: Increase RO coreboot size on flashDaisuke Nojiri
2016-07-14intel/amenia: Add mainboard SMI handlerShaunak Saha
2016-07-14intel/amenia: Add Maxim98357a supportHarsha Priya
2016-07-14intel/amenia: Update gpio config for audioHarsha Priya
2016-07-13mainboard/intel/amenia: use new gpio interrupt macrosAaron Durbin
2016-07-13intel/amenia: Disable unused PCIe portsJagadish Krishnamoorthy
2016-07-13FSP1_0 does not support HAVE_ACPI_RESUMEKyösti Mälkki
2016-07-12intel/amenia: Add GPE routing settingsShaunak Saha
2016-07-08soc/intel/quark: Pass in the memory initialization parametersLee Leahy
2016-07-08mainboard/intel/galileo: Gen1 - Set correct I2C scriptsLee Leahy
2016-07-07board/intel/amenia: Enable LPSS S0ixHannah Williams
2016-07-01mainboard/intel/amenia: add NHLT supportSaurabh Satija
2016-06-29intel romstage: Use run_ramstage()Kyösti Mälkki
2016-06-28intel/amenia: Configure unused PadsJagadish Krishnamoorthy
2016-06-27intel/amenia: disable unused devicesJagadish Krishnamoorthy
2016-06-24intel/kunimitsu: Move devices from mainboard.asl to devicetreeDuncan Laurie
2016-06-23intel/sandybridge: Fix builds with System Agent blobKyösti Mälkki
2016-06-22mainboard: Remove use of IFD_BIOS_START/IFD_BIOS_ENDFurquan Shaikh
2016-06-21intel/model_6ex: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-06-21intel/car/cache_as_ram_ht.inc: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-06-21intel/car/cache_as_ram.inc: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-06-11mainboard/intel/galileo: Support bootblock in CLee Leahy
2016-06-09intel/amenia: Program EMMC dll settingZhao, Lijian
2016-06-09skylake: Move I2C bus configuration to separate structureDuncan Laurie
2016-06-09skylake: gpio: Add support for setting 1.8V tolerantDuncan Laurie
2016-06-08mainboard/intel/amenia: Enable VIRT_DEV_SWITCHRavi Sarawadi
2016-06-08Intel/amenia: Make the device address more readableZhao, Lijian
2016-06-07intel/amenia: Add asl code to enable google ChromeECShaunak Saha
2016-06-03mainboard/intel/galileo: Add CREATE_BOARD_CHECKLISTLee Leahy
2016-06-03mainboard/intel/galileo: Set board versionLee Leahy
2016-05-31quark: Enable HSUART0 as consoleLee Leahy
2016-05-31mainboard/intel/quark: Enable reg_access during romstageLee Leahy
2016-05-31mainboard/intel/galileo: Use HSUART1 for consoleLee Leahy
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 06:27:10 +0000