summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/saddlebrook/devicetree.cb
AgeCommit message (Expand)Author
2020-05-09src/: Replace GPL boilerplate with SPDX headersPatrick Georgi
2020-03-18mainboard/[g-p]*: Remove copyright noticesPatrick Georgi
2020-03-10mb/intel/{saddlebrook,kunimitsu}: Add macro for SaGv configPraveen Hodagatta Pranesh
2020-01-10mb/**/devicetree.cb: Remove untrue commentsAngel Pons
2019-11-01mb/intel/saddlebrook: Enable Chipset_lockdown coreboot configPraveen Hodagatta Pranesh
2019-10-26mb/intel/saddlebrook: migrate to FSP 2.0Michael Niewöhner
2019-04-06{mb,soc/intel/skylake}: remove unused InternalGfxMaxim Polyakov
2019-03-24soc/intel/common: Remove common chip config use_fsp_mp_initSubrata Banik
2019-03-01soc/intel/skylake: Unify serial IRQ optionsNico Huber
2019-02-18soc/intel/skylake: Use real common code for VMX initNico Huber
2018-06-22soc/intel/common/block/cpu: Add option to skip coreboot AP initSubrata Banik
2018-06-14src: Get rid of unneeded whitespaceElyes HAOUAS
2018-06-05soc/intel/skylake: Add option to skip coreboot MP initSubrata Banik
2018-03-28soc/intel/skylake: Limit xDCI feature when VBOOT is enabledDuncan Laurie
2017-12-19mainboard/intel/saddlebrook: add support for Saddle BrookTeo Boon Tiong