coreboot.git - my copy of coreboot

Age	Commit message (Expand)	Author
2021-02-16	mb/{intel,prodrive,protectli}: Remove unused <string.h>	Elyes HAOUAS
2021-02-11	src: Remove unused <arch/cpu.h>	Elyes HAOUAS
2021-02-10	mb/intel/adlrvp/bootblock.c: Remove unused includes	Elyes HAOUAS
2021-02-05	soc/intel/alderlake: Refactor PCIE port config	Eric Lai
2021-02-04	src: Remove unused <cbfs.h>	Elyes HAOUAS
2021-02-04	mainboards: Remove default CHROMEOS=y	Kyösti Mälkki
2021-02-01	soc/intel/alderlake: Create separate Kconfig for CLKSRC and CLKREQ	Subrata Banik
2021-01-30	mb/intel/adlrvp: Remove unnecessary whitespace	Subrata Banik
2021-01-28	mb/intel/adlrvp: Configure SATA DEVSLP as per latest schematics	Subrata Banik
2021-01-28	ACPI: Move include for <vc/google/chromeos.asl>	Kyösti Mälkki
2021-01-28	mb/intel/adlrvp: Remove ClkReq assignment for RP8	Subrata Banik
2021-01-27	ACPI: Add top-level ASL	Kyösti Mälkki
2021-01-25	soc/intel/adl and mb/intel/adlrvp: Use the newly added meminit block driver	Furquan Shaikh
2021-01-24	arch/x86: Use wildcard for mb/smihandler.c	Kyösti Mälkki
2021-01-21	mb/intel/adlrvp: Add PRESERVE to UNIFIED_MRC_CACHE	Subrata Banik
2021-01-21	mb/intel/adlrvp: Remove redundant HAS_RECOVERY_MRC_CACHE Kconfig	Subrata Banik
2021-01-10	mb/intel/adlrvp: Update GPIOs as per latest schematics	Subrata Banik
2021-01-10	mb/intel/adlrvp: Fix FW download failed for PEG 060, 010	Subrata Banik
2021-01-10	soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPs	Subrata Banik
2021-01-07	mb/intel/adlrvp: Fix building with CONFIG_CHROMEOS unset	Matt DeVillier
2020-12-23	mb/intel/adlrvp: Make SI_ALL region within 16MiB	Subrata Banik
2020-12-17	mb/intel/adlrvp: Enable PCIEXP_HOTPLUG for TCSS TBT/USB4 ports	V Sowmya
2020-12-12	mb/intel/adlrvp: Make CLKSRC and CLKREQ proper for PCIE RP8	Subrata Banik
2020-12-09	mb/intel/adlrvp: Add PMC.MUX.CONx device config for Conn2	V Sowmya
2020-12-07	mb/intel/adlrvp: Remove GPP_E0	Meera Ravindranath
2020-12-02	mb/intel/adlrvp: Replace tab by white space in devicetree	Meera Ravindranath
2020-12-01	mb/intel/adlrvp: Remove unused EC_SYNC_IRQ GPIO on ADLRVP	Subrata Banik
2020-12-01	mb/intel/adlrvp: Add ASL support for WFC annd UFC	Varshit Pandya
2020-12-01	mb/intel/adlrvp: Configure Camera related GPIO as per schematics	Varshit Pandya
2020-12-01	mb/intel/adlrvp: Update GPIO configuration as per schematics	Varshit Pandya
2020-12-01	mainboard/intel/adlrvp: Enable PCH PCIe device over x1 slot	Subrata Banik
2020-12-01	mainboard/intel/adlrvp/spd: Update SPD for LP4x SKU	Subrata Banik
2020-12-01	mb/intel/adlrvp: Add support for LPDDR5	Sridhar Siricilla
2020-12-01	mb/intel/adlrvp: Refactor lpddr4_mem_config structure	Subrata Banik
2020-11-29	mb/intel/adlrvp: Disable dq_pins_interleaved for DDR4/5 RVP	Subrata Banik
2020-11-23	mb/intel/adlrvp: Enable pre-boot display over HDMI-B port	Subrata Banik
2020-11-18	mb/intel/adlrvp: Update HPD1/2 GPIO as per latest schematics	Subrata Banik
2020-11-13	mrc_cache: Move code for triggering memory training into mrc_cache	Shelley Chen
2020-11-13	mb/intel/adlrvp: Update WWAN GPIO as per latest schematics	Subrata Banik
2020-11-09	mb/intel/adlrvp: Replace if-else-if ladder with switch construct	Sridhar Siricilla
2020-11-09	mb/intel/adlrvp: Add PMC.MUX.CONx device configuration for adlrvp	V Sowmya
2020-11-08	mb/intel/adlrvp: Refactor ADLRVP code to get rid of 'variants/baseboard'	Subrata Banik
2020-11-07	mb/intel/adlrvp: Configure GPIOs to enable DMIC	Sridhar Siricilla
2020-11-07	mb/intel: Enable ALC711 Audio codec over SNDW0 link	Sridhar Siricilla
2020-11-07	mb/intel/adlrvp: Enable TCSS xDCI, TBT PCIe RP and DMA controllers	V Sowmya
2020-11-07	mb/intel/adlrvp: Configure the HPD GPIO's	V Sowmya
2020-11-05	mb/intel/adlrvp: Add support for DDR5 memory	Subrata Banik
2020-11-02	mb, soc/intel: Reorganize CNVi device entries in devicetree	Furquan Shaikh
2020-10-29	mb/intel/adlrvp: Add dq_pins_interleaved into 'struct mb_cfg'	Subrata Banik
2020-10-26	mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`	Michael Niewöhner
2020-10-16	mb/intel/adlrvp: Enable Hybrid storage mode	Subrata Banik
2020-10-16	mb/intel/adlrvp: Enable PCIE RP11 for optane	Subrata Banik
2020-10-16	mb/intel/adlrvp: Fix SSD detection issue on ADL RVP	Subrata Banik
2020-10-16	mb/intel/adlrvp: Program GPIO for M.2 PCH SSD	Subrata Banik
2020-10-14	mb/intel/adlrvp: Add ADL-P mainboard ASL code	Subrata Banik
2020-10-14	mb/intel/adlrvp: Add ADL-P ramstage mainboard code	Subrata Banik
2020-10-13	mb, soc/intel: Switch to using drivers/wifi/generic for Intel WiFi devices	Furquan Shaikh
2020-10-13	mb/intel/adlrvp/dsdt.asl: Use macro for DSDT revision	Elyes HAOUAS
2020-10-11	mb/intel/adlrvp: Add ADL-P romstage mainboard code	Subrata Banik
2020-10-08	mb/intel/adlrvp: Add initial ADL-P mainboard code	Subrata Banik