aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/gru
AgeCommit message (Expand)Author
2016-08-18Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUSAaron Durbin
2016-08-16Revert "rockchip: rk3399: enable sdhci clk for emmc"Shunqian Zheng
2016-08-13Revert "gru: Show the current time on start-up"Julius Werner
2016-08-11rockchip/rk3399: Add code to neuter Type-C PHY for firmware USBJulius Werner
2016-08-09google/gru: Fix rk3399-gru write protectDouglas Anderson
2016-08-09google/gru: Update board/RAM ID ADC valuesJulius Werner
2016-08-03google/gru: Add code to support I2C TPM for KevinJulius Werner
2016-08-03google/gru: Add support for Gru rev1Julius Werner
2016-07-28google/gru & kevin: Update DRAM configurationLin Huang
2016-07-28chromeos: Clean up elog handlingFurquan Shaikh
2016-07-28vboot: Separate vboot from chromeosFurquan Shaikh
2016-07-25google/gru: Change UART _Static_assert() condition to #ifJulius Werner
2016-07-18gru: implement hw reset functionVadim Bendebury
2016-07-13gru: Enable TPM2Vadim Bendebury
2016-07-13oak/gru: Fix derivative KconfigsJulius Werner
2016-07-12google/gru: Read RAM & board ids from the ADCShelley Chen
2016-07-12google/gru: Enable coreboot read recovery eventShelley Chen
2016-07-12google/gru: enable EC software syncShelley Chen
2016-07-10gru: include ram_code in coreboot tableVadim Bendebury
2016-06-24rockchip/rk3399: provide multiple SDRAM configurationsLin Huang
2016-06-24gru: Add elog supportSimon Glass
2016-06-24gru: Add get_developer_mode_switch()Simon Glass
2016-06-24gru: Show the current time on start-upSimon Glass
2016-06-24gru: Enable EC-based RTCSimon Glass
2016-06-23rockchip/rk3399: correct sdram inc file DENALI_CTL_217_DATA valueLin Huang
2016-06-23gru: kevin: initialize cr50 SPI interfaceVadim Bendebury
2016-06-21rockchip: kevin/gru: Slow memory down to 300 MHzDouglas Anderson
2016-06-21rockchip: gru: pass poweroff gpio parameter to BL31Lin Huang
2016-06-21rockchip: gru: pass reset gpio parameter to BL31Lin Huang
2016-06-12rockchip: gru: Add USB DRD DWC3 controller supportLiangfeng Wu
2016-06-08rockchip: rk3399: Add support i2sXing Zheng
2016-06-08gru: kevin: enable EC SPI interfaceVadim Bendebury
2016-06-08gru: kevin: configure board GPIOsVadim Bendebury
2016-06-08gru: kevin: define GPIOs used on both platformsVadim Bendebury
2016-06-07Kevin/Gru : Update Board ID table.jongpil19.jung
2016-06-07rockchip: gru: update the hynix lpddr3 config to run at 928MHzShunqian Zheng
2016-06-03rockchip: gru: enable eDP displayLin Huang
2016-05-18rockchip: rk3399: enable sdhci clk for emmcShunqian Zheng
2016-05-18rockchip: rk3399: configure emmc clkLin Huang
2016-05-18rk3399: set proper configuration of SDMMC interfaceVadim Bendebury
2016-05-18gru: set correct gpio for SD card detectVadim Bendebury
2016-05-18Gru: support 4GB sdram on gruLin Huang
2016-05-09google/gru: enable pp1500 and pp3000 rails as soon as possibleVadim Bendebury
2016-05-09google/gru: kevin: use board version specific SD detect GPIO pinVadim Bendebury
2016-05-09google/gru: select 1.8V as gpio2ab io domainLin Huang
2016-05-09google/gru: add board nameVadim Bendebury
2016-05-09google/gru: Determine Board ID based on the input voltage of ADC1Vadim Bendebury
2016-05-09google/gru: power up SD cardVadim Bendebury
2016-05-09rockchip: rk3399: add sdram driverLin Huang
2016-05-09rockchip: rk3399: add spi clock driverShunqian Zheng
2016-05-09google/gru: enable uart2 if configuredShunqian Zheng
2016-04-16mainboard/google/gru: Add license header to memlayout.ldMartin Roth
2016-04-16google/gru: Incorporate feedback to #14279Patrick Georgi
2016-04-16google/gru: Add a stub rk3399 mainboardhuang lin
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-08 00:16:21 +0000