index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
google
/
beltino
/
romstage.c
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-22
nb/intel/haswell: Deprecate WDB params in pei_data
Angel Pons
2020-04-06
mb/google/beltino: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
mainboard/google: Remove copyright notices
Patrick Georgi
2019-11-28
mainboard/google: Remove unused include <stdlib.h>
Elyes HAOUAS
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-18
cpu/intel: Enter romstage without BIST
Kyösti Mälkki
2019-03-20
src: Use 'include <string.h>' when appropriate
Elyes HAOUAS
2019-03-06
Remove DEFAULT_PCIEXBAR alias
Kyösti Mälkki
2018-11-16
src: Remove unneeded include <cbfs.h>
Elyes HAOUAS
2018-11-05
mainboard: Remove unneeded include <console/console.h>
Elyes HAOUAS
2018-06-14
cpu/intel/haswell: Use the common intel romstage_main function
Arthur Heymans
2018-05-08
mb/superio: Rename global control devices as SUPERIO_DEV
Elyes HAOUAS
2016-11-24
Add Haswell Chromeboxes/Chromebase using variant board scheme
Matt DeVillier