summaryrefslogtreecommitdiff
path: root/src/include/device/dram
AgeCommit message (Expand)Author
2022-02-21include/device/dram/ddr3.h: Don't redefine 'printram(x, ...)'Elyes HAOUAS
2021-11-11arch/x86: Refactor the SMBIOS type 17 write functionSubrata Banik
2021-06-09device/dram: Add LPDDR4 utilitiesRob Barnes
2021-04-05device/dram/ddr3: Drop unused MRS helpersAngel Pons
2021-04-05device/dram/ddr4.h: Align with DDR3 and DDR2Angel Pons
2021-04-05device/dram/ddr3: Rename DDR3 SPD memory typesAngel Pons
2021-04-05device/dram/ddr3: Get rid of useless typedefsAngel Pons
2021-02-16device/dram: Move SPD manufacturer names out of arch/x86Patrick Rudolph
2020-11-16src: Change bare 'unsigned' to 'unsigned int'Martin Roth
2020-09-16device/dram: Add method for converting MHz to MT/sRob Barnes
2020-09-14src/include: Drop unneeded empty linesElyes HAOUAS
2020-07-26src: Change BOOL CONFIG_ to CONFIG() in comments & stringsMartin Roth
2020-06-02src: Remove redundant includesElyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-04-05src/include: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-10-21src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS
2019-10-21src/{drivers/vpd,include/device/dram}: Add missing 'include <stdint.h>'Elyes HAOUAS
2019-08-14dram: Add basic DDR4 SPD parsingAndrey Petrov
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2018-08-21nb/intel/sandybridge/raminit: Move fill_smbios17 to ddr3.cPatrick Rudolph
2018-08-20nb/intel/sandybridge: Fill in DIMM serial numberPatrick Rudolph
2018-04-16device/dram/ddr3: improve XMP supportDan Elkouby
2018-04-09device/dram/ddr2.c: Add methods to compute to identify dramArthur Heymans
2018-02-22device/ddr2,ddr3: Rename and move a few thingsArthur Heymans
2017-12-20device/dram/ddr2.c: Store the checksum in the decoded SPD structArthur Heymans
2017-09-22device/dram/ddr2.c: Decoding byte[12] bit7 as self refresh flagArthur Heymans
2017-09-06device/dram/ddr2: Add a function to normalize tCLKArthur Heymans
2017-06-22device/dram/ddr3.h: Add brackets around macroArthur Heymans
2017-06-16haswell: add CBMEM_MEMINFO table when initing RAMMatt DeVillier
2017-06-12nb/intel/sandybridge: Improve CAS freq selectionArthur Heymans
2017-06-09device/dram/ddr2.c: Fix is_registered_ddr2Arthur Heymans
2017-03-13src/include: Fix space between type, * and variable nameLee Leahy
2017-03-10device/dram/ddr2: Add common ddr2 spd decoderPatrick Rudolph
2017-03-09src/include: Indent code using tabsLee Leahy
2017-03-09src/include: Fix unsigned warningsLee Leahy
2016-11-20device/dram/ddr3: Calculate CRC16 of SPD unique identifierKyösti Mälkki
2016-06-24SPD: fix DDR3 SDRAM memory module typesElyes HAOUAS
2016-06-20include/device/dram/ddr3: Add additional frequenciesPatrick Rudolph
2016-03-05include/device/dram: Fix DDR3-1866Patrick Rudolph
2016-03-03src/device/dram/ddr3: Parse additional informationPatrick Rudolph
2016-03-02nb/intel/sandybridge/romstage: Read fuse bits for max MEM ClkPatrick Rudolph
2016-02-20nb/intel/sandybridge/raminit: Add XMP supportPatrick Rudolph
2016-01-18header files: Fix guard name comments to match guard namesMartin Roth
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-07-12Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()Martin Roth
2015-06-22device: DDR3 generic code 64bit fixStefan Reinauer
2014-12-07ddr3: Plumber DIMM type to parsed structure.Vladimir Serbinenko
2014-07-29sandy/ivybridge: Native raminit.Vladimir Serbinenko
2013-12-17device/dram/ddr3: Move CRC calculation in a separate functionAlexandru Gagniuc
2013-07-11include: Fix spellingMartin Roth
2013-06-04DDR3: Add utilities for creating MRS commandsAlexandru Gagniuc
2013-06-03dram: Add utilities for decoding DDR3 SPDsAlexandru Gagniuc
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 05:27:54 +0000