summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
AgeCommit message (Expand)Author
2021-01-28cpu/intel/microcode: Add caching layer in intel_microcode_findPatrick Rudolph
2021-01-07cpu/intel: add PC10 residency counter MSRMichael Niewöhner
2020-10-31cpu/intel/common: correct MSR for the Nominal Performance in CPPCMichael Niewöhner
2020-10-24cpu/intel/common: rework code previously moved to common cpu codeMichael Niewöhner
2020-10-24{cpu,soc}/intel: deduplicate cpu codeMichael Niewöhner
2020-10-21{cpu,soc}/intel: replace AES-NI locking by common implemenation callMichael Niewöhner
2020-10-19cpu/intel/common: rework AES-NI lockingMichael Niewöhner
2020-10-19soc/intel/skl,cpu/intel: copy AES-NI locking to common cpu codeMichael Niewöhner
2020-09-14src/include: Drop unneeded empty linesElyes HAOUAS
2020-07-26src/include: Add missing includesElyes HAOUAS
2020-06-16sb,soc/intel: Replace smm_southbridge_enable_smi()Kyösti Mälkki
2020-06-16soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)Kyösti Mälkki
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-04-05src/include: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-03-15treewide: Replace uses of "Nehalem"Angel Pons
2019-11-22cpu/intel/smm: Drop em64t save stateArthur Heymans
2019-11-22intel/smm: Provide common smm_relocation_paramsKyösti Mälkki
2019-11-04cpu/intel/em64t101: Add Nehalem to compatibility listArthur Heymans
2019-10-01cpu/intel/common: Move intel_ht_sibling() to common folderPatrick Rudolph
2019-09-19cpu/x86/lapic: Refactor timer_fsb()Kyösti Mälkki
2019-08-28intel/smm/gen1: Use smm_subregion()Kyösti Mälkki
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-22arch/x86: Add <arch/romstage.h>Kyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-08-15intel/smm: Define struct ied_header just onceKyösti Mälkki
2019-08-15soc/intel: Rename some SMM support functionsKyösti Mälkki
2019-08-15intel/smm/gen1: Rename header fileKyösti Mälkki
2019-08-15cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki
2019-08-13cpu/x86: Separate save_state struct headersKyösti Mälkki
2019-01-27src/cpu/intel: Set get_ia32_fsb function commonElyes HAOUAS
2019-01-08cpu/intel/car: Prepare for C_ENVIRONMENT_BOOTBLOCKKyösti Mälkki
2018-12-30cpu/intel/car: Drop remains of setup_stack_and_mtrrs()Kyösti Mälkki
2018-12-28soc/intel: Drop romstage_after_car()Kyösti Mälkki
2018-12-18Fix typos involving "the the"Jonathan Neuschäfer
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-05src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS
2018-07-30cpu/intel/microcode: Add helper functions to get microcode infoRizwan Qureshi
2018-06-02cpu/intel/car: Prepare for some POSTCAR_STAGE supportKyösti Mälkki
2017-12-11intel: Use MSR_EBC_FREQUENCY_ID instead of 0x2cElyes HAOUAS
2017-11-30intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)Elyes HAOUAS
2017-09-08soc/intel/common/block: Common ACPIShaunak Saha
2017-05-16cpu/intel/turbo: Add option to disable turboSubrata Banik
2017-03-13src/include: Wrap lines at 80 columnsLee Leahy
2017-03-13src/include: Move storage class to beginning of declarationLee Leahy
2017-03-13src/include: Fix space between type, * and variable nameLee Leahy
2016-11-11intel post-car: Separate files for setup_stack_and_mtrrs()Kyösti Mälkki
2016-11-09cpu/intel: Add MSR to support enabling turbo frequencyShaunak Saha
2016-11-02soc/intel/apollolake: Disable Monitor and Mwait featureVenkateswarlu Vinjamuri
2016-06-22intel: Drop old romstage main() without asmlinkageKyösti Mälkki
2016-06-18intel: Fix romstage main() with asmlinkageKyösti Mälkki
2016-02-10cpu/intel/microcode: allow microcode to be loaded in romstageAaron Durbin
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-07-29Add SoC specific microcode update check in ramstageRizwan Qureshi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-16acpi: Generate valid ACPI processor objectsTimothy Pearson
2014-08-15intel/cpu: rename car.h to romstage.hAaron Durbin
2014-08-14Intel: Add common header file for CAR setupEdward O'Callaghan
2014-01-16cpu/intel: Make all Intel CPUs load microcode from CBFSAlexandru Gagniuc
2013-12-13cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFSAlexandru Gagniuc
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-04-03intel/microcode.h: Fix typo in comment: micr*o*codePaul Menzel
2013-03-19intel microcode: split up microcode loading stagesAaron Durbin
2013-02-11Intel: Replace MSR 0xcd with MSR_FSB_FREQPatrick Georgi
2013-02-09speedstep: Deduplicate some MSR identifiersPatrick Georgi
2012-11-05Overhaul speedstep codeNico Huber
2012-11-01Merge cpu/intel/acpi.h into cpu/intel/speedstep.hNico Huber
2012-09-05buildsystem: Make CPU microcode updating more configurableAlexandru Gagniuc
2012-07-24Add code to read Intel microcode from CBFSVadim Bendebury
2012-07-02Intel CPUs: execute microcode update only once per coreKyösti Mälkki
2012-04-26Revamp Intel microcode update codeStefan Reinauer
2012-04-06Fixes and Sandybridge support for lapic cpu initStefan Reinauer
2012-04-03Add support for Intel Turbo Boost featureStefan Reinauer
2011-08-04cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs.Keith Hui
2010-12-11factor out cpu power management base into a separate file. And fix a bug inStefan Reinauer
2010-11-18For completeness sake: License header.Patrick Georgi
2010-11-17Move Intel power management related defines to some central location.Patrick Georgi
2009-01-20fix compiler warnings (trivial)Stefan Reinauer
2004-10-14- Renamed cpu header filesEric Biederman
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 20:47:54 +0000