index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
drivers
/
intel
/
fsp2_0
/
include
/
fsp
/
memory_init.h
Age
Commit message (
Expand
)
Author
2018-07-17
security/vboot: Add interface for FSP 2.0 mrc caching
Philipp Deppenwiese
