index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
drivers
/
intel
/
fsp1_1
/
romstage.c
Age
Commit message (
Expand
)
Author
2016-10-31
lib/prog_loaders: use common ramstage_cache_invalid()
Aaron Durbin
2016-07-31
src/drivers: Capitalize CPU, RAM and ACPI
Elyes HAOUAS
2016-07-28
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
Furquan Shaikh
2016-07-15
drivers/intel/fsp1_1: align on using ACPI_Sx definitions
Aaron Durbin
2016-06-29
intel romstage: Use run_ramstage()
Kyösti Mälkki
2016-06-03
drivers/intel/fsp1_1: Make weak routines quiet
Lee Leahy
2016-06-02
drivers/intel/fsp1_1: Update weak MRC cache routines
Lee Leahy
2016-05-04
soc/intel/common/mrc_cache: Honor MRC data as a constant pointer
Alexandru Gagniuc
2016-03-29
intel/fsp1_1: Do not re-init TPM in romstage if already setup in verstage
Duncan Laurie
2016-02-14
Intel common: add microcode loading to romstage before fspmemoryinit
robbie zhang
2016-01-28
drivers/intel/fsp1_1: Remove extra include references
Lee Leahy
2016-01-27
drivers/intel/fsp1_1: Enable builds without MRC cache
Lee Leahy
2015-12-11
fsp1_1: supply fsp version to mrc_cache API
Aaron Durbin
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-27
FSP 1.1: Move common FSP code
Lee Leahy