summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2021-01-10cpu/intel/haswell/haswell.h: Align with BroadwellAngel Pons
2021-01-10cpu/intel/haswell: Align cosmetics with BroadwellAngel Pons
2021-01-10cpu/intel/haswell: Do not determine CPU type at runtimeAngel Pons
2021-01-08cpu/x86/smm: Use append instead of assign for smm-c-depsFurquan Shaikh
2021-01-08cpu/intel/model_206ax: Always return a package from _CSTAngel Pons
2021-01-08*/Makefile.inc: Add some INTERMEDIATE targets to .PHONYArthur Heymans
2021-01-07ACPI: Remove ACPI_NO_SMI_GNVSKyösti Mälkki
2021-01-07arch/x86: Move prologue to .init sectionKyösti Mälkki
2021-01-07cpu/intel/haswell: Rename `HASWELL_BCLK` to `CPU_BCLK`Angel Pons
2021-01-06cpu/intel/model_206ax: Simplify C-state acpigenAngel Pons
2021-01-06cpu/intel/model_206ax: Rename `cX_acpower` optionsAngel Pons
2021-01-06cpu/intel/model_206ax: Unify ACPI C-state optionsAngel Pons
2021-01-06cpu/intel/x/chip.h: Drop unused `disable_acpi` settingAngel Pons
2021-01-04ACPI: Final APM_CNT_GNVS_UPDATE cleanupKyösti Mälkki
2021-01-04arch/x86: Pass GNVS as parameter to SMM moduleKyösti Mälkki
2020-12-25cpu/intel/model_206ax: Add more CPU steppingsAngel Pons
2020-12-25nb/intel/sandybridge: Move steppings to CPU headerAngel Pons
2020-12-16arch/x86: Link gdt_init.S into bootblockKyösti Mälkki
2020-12-16arch/x86: Clean up bootblock assemblyKyösti Mälkki
2020-12-14arch/x86: Combine bootblock linker scriptsKyösti Mälkki
2020-12-12nb/intel/sandybridge: Clean up stepping logicAngel Pons
2020-12-11Drop many cases of .previous directive useKyösti Mälkki
2020-12-10cpu/x86/64bit/exit32.inc: Don't invalidate cache in CARPatrick Rudolph
2020-12-05cpu/x86/64bit: Add code to call function in protected modePatrick Rudolph
2020-12-04cpu/x86/smm_module_loaderv2: Fix compiling for x86_64Arthur Heymans
2020-12-04mb/emulation/x86: Add optional parallel_mp init supportArthur Heymans
2020-12-04cpu/qemu-x86: Increase MAX_CPUS to have actual AP initArthur Heymans
2020-12-04cpu/x86/lapic/secondary.S: Adapt for x86_64Arthur Heymans
2020-12-04cpu/qemu-x86: Add the option to have no SMMArthur Heymans
2020-12-02cbfs: Simplify load/map API names, remove type argumentsJulius Werner
2020-12-02cpu/x86/smm/smm_stub: Fix stack canary on x86_64Patrick Rudolph
2020-12-02cpu/x86/smm/smm_stub: Fix GDT for x86_64Patrick Rudolph
2020-12-01cpu/x86/early_reset: Mark assemblycode as 32bitPatrick Rudolph
2020-12-01cpu/intel/microcode: Mark assemblycode as 32bitPatrick Rudolph
2020-12-01cpu/x86/sipi: Add x86_64 supportPatrick Rudolph
2020-11-27Makefile.inc: Move adding mcu FIT entriesArthur Heymans
2020-11-22cpu/intel/common: Fill cpu voltage in SMBIOS tablesPatrick Rudolph
2020-11-22cpu/amd/microcode: Remove dead MakefileArthur Heymans
2020-11-22cpu/amd/pi: Remove unused cpu code 00660F01Martin Roth
2020-11-21intel/socket_441: Increase bootblock sizeJulius Werner
2020-11-19ACPI S3: Replace acpi_is_wakeup()Kyösti Mälkki
2020-11-17Revert "arch|cpu/x86: Add Kconfig option for x86 reset vector"Kyösti Mälkki
2020-11-16cpu/x86/smm/smm_module_loaderv2: Properly print stack_endArthur Heymans
2020-11-16cpu/x86/smm/smm_module_loaderv2.c: Use more variablesArthur Heymans
2020-11-16cpu/x86/smm: Check that the stub size is < save state sizeArthur Heymans
2020-11-10cpu/x86/mtrr.h: Rename CORE2 alternative SMRR registersArthur Heymans
2020-11-10sec/intel/cbnt: Stitch in ACMs in the coreboot imageArthur Heymans
2020-11-09cpu/intel/model_206ax: Get CPU frequencies for SMBIOS type 4Michał Żygowski
2020-11-09cpu/x86/smm: Add a common save state handlingArthur Heymans
2020-11-09cpu/x86/smm/smm.ld: Assert that CONFIG_MAX_CPUS <= 4Arthur Heymans
2020-11-09cpu/x86/smm/smihandler.c: Simplify smm revision handlingArthur Heymans
2020-11-03cpu/intel/haswell: Move smmrelocate.c MSR definitions to headerAngel Pons
2020-11-03cpu/x86/mp_init: Add support for x86_64Patrick Rudolph
2020-11-02cpu/intel/car/non-evict/cache_as_ram.S: Add support for longmodePatrick Rudolph
2020-11-02cpu/x86/smm: Pass smm.ld through src-to-objArthur Heymans
2020-10-31cpu/x86/lapic: rename virtual wire mode initialization functionFelix Held
2020-10-31{cpu,nb}/intel/haswell: Drop unnecessary `UL` suffixAngel Pons
2020-10-31cpu/intel/common: correct MSR for the Nominal Performance in CPPCMichael Niewöhner
2020-10-30cpu/x86/sipi_vector.S: Use correct suffix for btsJacob Garber
2020-10-30cpu/x86: increase timeout for CPUs to check in after 2nd SIPIJonathan Zhang
2020-10-30cpu/intel/Makefile.inc: Use correct Kconfig symbolsAngel Pons
2020-10-27cpu/x86/mtrr: fix OVERFLOW_BEFORE_WIDENJonathan Zhang
2020-10-26cpu/intel/common: implement the two missing CPPC v2 autonomous registersMichael Niewöhner
2020-10-24cpu/intel/common: rework code previously moved to common cpu codeMichael Niewöhner
2020-10-24{cpu,soc}/intel: deduplicate cpu codeMichael Niewöhner
2020-10-23haswell/broadwell: Fix typos of `BCLK`Angel Pons
2020-10-21cpu/intel/common: Fix regressionPatrick Rudolph
2020-10-21{cpu,soc}/intel: replace AES-NI locking by common implemenation callMichael Niewöhner
2020-10-20cpu/x86/mtrr: add support for address space higher than 16TiBJonathan Zhang
2020-10-20cpu/intel/model_{2065x,206ax}: fix AES-NI lockingMichael Niewöhner
2020-10-19cpu/intel/common: add a Kconfig to control AES-NI lockingMichael Niewöhner
2020-10-19cpu/intel/common: only lock AES-NI when supportedMichael Niewöhner
2020-10-19cpu/intel/common: rework AES-NI lockingMichael Niewöhner
2020-10-19soc/intel/skl,cpu/intel: copy AES-NI locking to common cpu codeMichael Niewöhner
2020-10-17cpu/intel,soc/intel: drop Kconfig for hyperthreadingMichael Niewöhner
2020-10-16include/cpu/x86: introduce new helper for (un)setting MSRsMichael Niewöhner
2020-10-14haswell/lynxpoint: Align cosmetics with BroadwellAngel Pons
2020-10-12cpu/qemu-x86/cache_as_ram_bootblock: Fix wrong instructionPatrick Rudolph
2020-10-02drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES configShelley Chen
2020-09-29cpu/qemu-x86/car: Move long mode entry right before c entryPatrick Rudolph
2020-09-29cpu/x86/smm/smihandler.c: Implement smm_get_save_state()Arthur Heymans
2020-09-29cpu/x86/smm/smmhandler.c: Get revision using C codeArthur Heymans
2020-09-28cpu/intel/206ax/acpi.c: Fix get_cores_per_packageEvgeny Zinoviev
2020-09-27cpu/intel/haswell/smmrelocate.c: Spell `CPU` in uppercaseAngel Pons
2020-09-27cpu/intel/haswell/haswell_init.c: Align printk's with BroadwellAngel Pons
2020-09-26cpu/qemu-x86: Drop select SMPKyösti Mälkki
2020-09-26arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons
2020-09-26arch/x86: Introduce `ARCH_ALL_STAGES_X86_64`Angel Pons
2020-09-21src/cpu: Drop unneeded empty linesElyes HAOUAS
2020-09-21cpu/x86/smm.h: Add function to return the SMM save state revisionArthur Heymans
2020-09-12cpu/intel/model_1067x: enable PECIMichael Büchler
2020-08-30cpu/intel/haswell: Set LT_LOCK_MEMORY MSR on finalize stepAngel Pons
2020-08-30cpu/x86/smm/smmhandler: Fix x86_64 assembly exitPatrick Rudolph
2020-08-24Revert "cpu/x86/sipi: Add x86_64 support"Patrick Rudolph
2020-08-24cpu/x86/smm/smm_module_handler: Add x86_64 supportPatrick Rudolph
2020-08-24cpu/x86/sipi: Add x86_64 supportPatrick Rudolph
2020-08-21cpu/intel/haswell: Select HAVE_ASAN_IN_ROMSTAGEHarshit Sharma
2020-08-19mb/emulation/qemu-q35,qemu-i440fx: Add x86_64 supportPatrick Rudolph
2020-08-19cpu/x86/64bit/exit32: Add support for ramstagePatrick Rudolph
2020-08-19cpu/ti/am335x: Move from cpu to soc in treeSam Lewis
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 11:00:18 +0000