summaryrefslogtreecommitdiff
path: root/src/cpu/x86
AgeCommit message (Expand)Author
2018-06-06arch/x86: Always select RELOCATABLE_MODULESKyösti Mälkki
2018-06-06arch/x86: Drop leftover ROMCC supportKyösti Mälkki
2018-06-04src/cpu: Get rid of whitespace before tabElyes HAOUAS
2018-06-04cpu/x86/mp: Update CPU name in device structureNaresh G Solanki
2018-06-01src/cpu: Remove unneeded includesElyes HAOUAS
2018-05-19cpu/x86: Add support to run function on single APSubrata Banik
2018-05-14cpu/x86: Add support to run function with argument over APsSubrata Banik
2018-05-14cpu/x86/mp: pass pointers to structures for AP callbacksAaron Durbin
2018-05-04cpu/x86/mp: use __aligned macroAaron Durbin
2018-05-04cpu/x86/mp: remove unused functions and limit API exposureAaron Durbin
2018-05-03cpu/x86: Add infinite timeout support into run_ap_work() functionSubrata Banik
2018-05-03arch/x86: Relocate GDT in verstage, romstage, and postcarHannah Williams
2018-04-30cpu/x86: Get rid of device_tElyes HAOUAS
2018-04-28arch/x86: Fix call for wait_other_cpus_stop()Kyösti Mälkki
2018-04-26cpu/x86: add limited runtime identity page mappingAaron Durbin
2018-04-25arch/x86: add support for cache-as-ram pagingAaron Durbin
2018-04-24compiler.h: add __weak macroAaron Durbin
2018-04-23cpu/x86: add paging_set_default_pat() functionAaron Durbin
2018-04-23cpu/x86: expose and add paging helper functionsAaron Durbin
2018-04-23cpu/x86: move NXE and PAT accesses to paging moduleAaron Durbin
2018-04-23cpu/x86: add pae paging module to all stagesAaron Durbin
2018-04-11Correct "MTTR" to "MTRR"Jonathan Neuschäfer
2018-04-11cpu/x86/mtrr: Fix broken output ("indexis")Jonathan Neuschäfer
2018-04-09cpu/x86/mtrr: Use single code path with/without holesNico Huber
2018-04-09cpu/x86/mtrr: Optimize hole carving strategyNico Huber
2018-04-01x86: Increase time out for parking APs to 250msFurquan Shaikh
2018-03-09cpu/x86/mp_init: Print amount of time it takes in bsp_do_flight_planFurquan Shaikh
2018-03-05cpu/x86/mp_init: Increase AP check-in time-out to 1secondFurquan Shaikh
2018-02-16x86/mtrr: Enable Rd/WrDram mod in AMD fixed MTRRsMarshall Dawson
2018-02-15cpu/x86/16bit/entry16.inc: Fix typo in commentPaul Menzel
2018-01-25cpu/x86: don't utilize UDELAY_IO if GENERIC_UDELAYAaron Durbin
2018-01-15Intel sch board & chip: Remove - using LATE_CBMEM_INITMartin Roth
2017-12-20cpu/x86: set permanent SMM handler stack to 1KiBAaron Durbin
2017-12-11intel: Use MSR_EBC_FREQUENCY_ID instead of 0x2cElyes HAOUAS
2017-10-31x86/lapic: Use the existing lapicid() functionMarc Jones
2017-10-16cpu/x86/mtrr: Remove var-MTRR alignment optimizationNico Huber
2017-10-02cpu/x86: Align stack in SIPI handlerMarshall Dawson
2017-09-17cpu/x86/sipi_vector.S: Use correct op suffixDamien Zammit
2017-09-11cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin
2017-09-05Move ADDR32() hack to arch/x86Patrick Georgi
2017-09-02cpu/x86/smm: Fix explicit 'addr32' usage in clang buildsEdward O'Callaghan
2017-08-31AGESA: Remove separate f15rlKyösti Mälkki
2017-08-31cpu/x86 asm: Just use the correct op suffixEdward O'Callaghan
2017-08-19arch/x86: Sanity checking on HAVE_SMI_HANDLERKyösti Mälkki
2017-08-19i82801dx/gx/ix/jx: Add low-memory backup for S3 pathKyösti Mälkki
2017-08-19arch/x86: Clean up CONFIG_SMP and MAX_CPUS testKyösti Mälkki
2017-08-19arch/x86: Fix ugly NEED_LAPIC useKyösti Mälkki
2017-07-21I82801JX: Add IS_ENABLED around config optionsMartin Roth
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
2017-07-20x86/lapic/secondary.S: Align stack for _secondary_startMarshall Dawson
2017-07-13src/cpu: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-03cpu/x86/name: Fix undefined behaviorRyan Salsamendi
2017-06-27cpu/x86/smm: allow SSE instructions in SMM modulesAaron Durbin
2017-06-22cpu/x86: Use do while loopPaul Menzel
2017-06-22cpu/x86/sipi_vector: use macros for CR0 flagsAaron Durbin
2017-06-22cpu/x86/smm: use macros for CR0 flagsAaron Durbin
2017-06-22cpu/x86/smm: fix up types in module loaderAaron Durbin
2017-06-19cpu/x86/smm/smihandler: Apply cosmetic changesPatrick Rudolph
2017-06-16cpu/x86/mp_init: report correct count of AP acceptanceAaron Durbin
2017-06-13cpu/x86/mtrr: fail early if solution exceeds available MTRRsAaron Durbin
2017-06-12cpu/x86: fix spelling mistakeMartin Roth
2017-05-30arch/x86: Add function to determine if we're currently running from CARJulius Werner
2017-04-08arch/x86: remove CAR global migration when postcar stage is usedAaron Durbin
2017-03-19cpu/x86: add a barrier with timeoutBora Guvendik
2017-03-16cpu/x86: Fix misc. remaining issues detected by checkpatchLee Leahy
2017-03-16cpu/x86: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/x86: Add int to unsignedLee Leahy
2017-03-16cpu/x86: Remove braces and else if unnecessaryLee Leahy
2017-03-16cpu/x86: Use tabs for indentLee Leahy
2017-03-16cpu/x86: Fix various issues detected by checkpatch.plLee Leahy
2017-03-16src/cpu/x86: Remove space between * and variable nameLee Leahy
2017-02-22src/cpu/x86: Update/Add license headers to all filesMartin Roth
2016-12-16Set the fsb timer correctly for Netburst CPUsArthur Heymans
2016-12-11x86 SMM: Fix use with RELOCATABLE_RAMSTAGEKyösti Mälkki
2016-12-08cpu/x86: allow AP callbacks after MP initAaron Durbin
2016-12-08buildsystem: Drop explicit (k)config.h includesKyösti Mälkki
2016-11-12cpu/x86/mtrr: allow temporary MTRR range during corebootAaron Durbin
2016-10-07src/cpu: Remove unnecessary whitespaceElyes HAOUAS
2016-09-12cpu/x86: Move fls() and fms() to mtrr.hRizwan Qureshi
2016-09-04src/cpu: Improve code formattingElyes HAOUAS
2016-08-28src/cpu: Add required space before opening parenthesis '('Elyes HAOUAS
2016-08-23src/cpu: Capitalize CPU, APIC and IOAPIC typo fixElyes HAOUAS
2016-08-18Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUSAaron Durbin
2016-07-31src/cpu: Capitalize CPUElyes HAOUAS
2016-07-31src/cpu: Capitalize ROM and RAMElyes HAOUAS
2016-07-27cpu/x86: Support CPUs without rdmsr/wrmsr instructionsLee Leahy
2016-07-22cpu/x86/mtrr: correct variable MTRR calculation around 1MiB boundaryAaron Durbin
2016-06-22ACPI S3: Move SMP trampoline recoveryKyösti Mälkki
2016-05-17intel/sch: Merge northbridge and southbridge in src/socStefan Reinauer
2016-05-06cpu/x86: don't treat all chipsets the same regarding XIP_ROM_SIZEAaron Durbin
2016-05-06cpu/x86/mp_init: reduce exposure of internal implementationAaron Durbin
2016-05-04cpu/x86: combine multiprocessor and SMM initializationAaron Durbin
2016-05-04cpu/x86: remove BACKUP_DEFAULT_SMM_REGION optionAaron Durbin
2016-05-04cpu/x86/smm_module_loader: always build with SMM module supportAaron Durbin
2016-05-02cpu/x86/mp_init: remove unused callback argumentsAaron Durbin
2016-04-28soc/intel/apollolake: Add cache for BIOS ROMAndrey Petrov
2016-04-11cpu/x86/tsc: Compile TSC timer for postcar as wellAndrey Petrov
2016-04-11cpu/x86/tsc: remove conditional compilationAaron Durbin
2016-04-11cpu/x86/tsc: compile same code for all stagesAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 09:06:51 +0000