index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
x86
Age
Commit message (
Expand
)
Author
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-21
ramstage: prepare for relocation
Aaron Durbin
2013-03-18
SMM: link against libgcc
Stefan Reinauer
2013-03-18
haswell: lapic timer support
Aaron Durbin
2013-03-18
haswell: Use SMM Modules
Aaron Durbin
2013-03-15
Google Link: Add remaining code to support native graphics
Ronald G. Minnich
2013-03-14
x86: SMM Module Support
Aaron Durbin
2013-03-14
haswell: Add initial support for Haswell platforms
Aaron Durbin
2013-03-08
Eliminate do_div().
David Hendricks
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-02-27
smm: Update rev 0x30101 SMM revision save state
Aaron Durbin
2013-02-11
Intel: Replace MSR 0xcd with MSR_FSB_FREQ
Patrick Georgi
2012-12-06
Unify assembler function handling
Stefan Reinauer
2012-11-27
Remove AMD special case for LAPIC based udelay()
Patrick Georgi
2012-11-27
intel/i82801ix: new southbridge, ICH9
Patrick Georgi
2012-11-20
secondary.S: Fix dropping ramstage.a
Stefan Reinauer
2012-11-20
Make sure only one udelay function is available
Stefan Reinauer
2012-11-13
Clean up stack checking code
Stefan Reinauer
2012-11-13
clean up lapic_cpu_init.c
Stefan Reinauer
2012-11-13
Pass the CPU index as a parameter to startup.
Ronald G. Minnich
2012-11-13
Support better tracking of AP stack usage.
Ronald G. Minnich
2012-11-12
Fix gcc-4.7 building problem.
Han Shen
2012-08-09
Synchronize rdtsc instructions
Stefan Reinauer
2012-08-07
Move cpus_ready_for_init() to AMD K8
Kyösti Mälkki
2012-08-01
Intel Sandybridge: add reserved memory as resources
Kyösti Mälkki
2012-07-31
Revert "Use broadcast SIPI to startup siblings"
Sven Schnelle
2012-07-31
Revert "remove CONFIG_SERIAL_CPU_INIT"
Sven Schnelle
2012-07-26
USBDEBUG: buffer up to 8 bytes
Sven Schnelle
2012-07-25
SMM: Fix state table for Intel Core2 CPUs
Stefan Reinauer
2012-07-25
Fix LAPIC timer on Ivy Bridge systems
Stefan Reinauer
2012-07-24
SMM: Fix state save map for sandybridge and TSEG
Duncan Laurie
2012-07-24
SMM: Add heap region and move C handler higher in region
Duncan Laurie
2012-07-24
Rename cache_lbmem() to cache_ramstage()
Stefan Reinauer
2012-07-24
MTRR: drop repetetive debug message
Stefan Reinauer
2012-07-23
Re-initialize Local APIC timer on APs
Stefan Reinauer
2012-07-16
Check for IORESOURCE_UMA_FB in MTRR setup
Kyösti Mälkki
2012-07-16
Define global uma_memory variables
Kyösti Mälkki
2012-07-12
Drop Kconfig VAR_MTRR_HOLE option
Kyösti Mälkki
2012-07-12
Fix stack assignment during CPU initialization
Sven Schnelle
2012-07-05
Only copy real-mode section of SIPI vector
Kyösti Mälkki
2012-07-05
Fix the CPU index parameter passed to secondary_cpu_init().
Kyösti Mälkki
2012-07-02
remove CONFIG_SERIAL_CPU_INIT
Sven Schnelle
2012-07-02
Use broadcast SIPI to startup siblings
Sven Schnelle
2012-06-12
udelay: add missing bus frequency
Sven Schnelle
2012-05-30
Fix the location of "Setting variable MTRR" printk.
Denis 'GNUtoo' Carikli
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-05-08
Clean up #ifs
Patrick Georgi
2012-04-20
Revert wbind added to the reset_vector
Marc Jones
2012-04-11
Remove obsolete empy macro definition
Ron Minnich
2012-04-06
Fixes and Sandybridge support for lapic cpu init
Stefan Reinauer
2012-04-06
Add Sandybridge/Cougar Point support to SMM relocation handler
Stefan Reinauer
2012-04-06
Cache 8MB flash instead of 4MB
Stefan Reinauer
2012-04-05
Fix timer frequency detection on Sandybridge
Stefan Reinauer
2012-04-05
Invalidate cache before first jump
Stefan Reinauer
2012-04-05
Update documentation in smmrelocate.S to mention TSEG
Stefan Reinauer
2012-04-04
Add support to run SMM handler in TSEG instead of ASEG
Stefan Reinauer
2012-03-30
Make MTRR min hole alignment 64MB
Duncan Laurie
2012-03-30
Fix MB calculation in the reporting of the MTRR hole
Duncan Laurie
2012-03-30
MTRR: add alternate allocation method for odd memory maps
Duncan Laurie
2012-03-30
Add Kconfig options to enable TSEG and set a size
Duncan Laurie
2012-03-30
drop use of MAX_PHYSICAL_CPUS and MAX_CPUS where not needed
Stefan Reinauer
2012-03-30
Add an option to keep the ROM cached after romstage
Stefan Reinauer
2012-03-25
Fix possible deadlock on SMP stop_this_cpu
Kyösti Mälkki
2012-03-16
ROMCC boards have no XIP limit
Patrick Georgi
2012-03-16
Fix address of IDT in real-mode entry
Kyösti Mälkki
2012-03-09
move console includes to central console/console.h
Stefan Reinauer
2012-03-07
Move C labels to start-of-line
Patrick Georgi
2012-02-17
Remove whitespace.
Patrick Georgi
2012-01-23
post code: Replaced hard-coded post code with macro
Vikram Narayanan
2012-01-21
trivial: spelling fixes in comments
Vikram Narayanan
2012-01-20
Leave SSE and MMX instructions enabled in coreboot
Stefan Reinauer
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-12-05
Bootblock does not need a unique boot_cpu()
Kyösti Mälkki
2011-11-24
Remove unused code files and cosmetic changes
Kyösti Mälkki
2011-11-22
Fix post_code in 16bit entry
Kyösti Mälkki
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-11-01
Remove XIP_ROM_BASE
Patrick Georgi
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-10-15
SMM: Move wbinvd after pmode jump
Stefan Reinauer
2011-10-13
Load an IDT with NULL limit
Stefan Reinauer
2011-09-12
Miscellaneous AMD F14 warning fixes
efdesign98
2011-07-22
Add SSE3 dependent code
efdesign98
2011-07-04
Small SMM fixups
Rudolf Marek
2011-06-18
SMM: flush caches after disabling caching
Sven Schnelle
2011-06-15
SMM: don't overwrite SMM memory on resume
Sven Schnelle
2011-05-10
This replaces the fixed shift values in the apic timer init with macros.
Vikram Narayanan
2011-04-26
Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as an
Stefan Reinauer
2011-04-19
Fix some more misuses of ifdef/if defined
Stefan Reinauer
2011-04-14
drop half an uart8250 implementation from smiutil and use the common code
Stefan Reinauer
2011-04-14
earlymtrr.c: wipe some dead code, use names instead of numbers and some
Stefan Reinauer
2011-04-14
drop incorrectly used CONFIG_ROM_IMAGE_SIZE and unused CONFIG_ARCH
Stefan Reinauer
2011-04-11
Unify use of post_code
Alexandru Gagniuc
2011-01-19
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2010-12-18
SMM for AMD K8 Part 1/2
Stefan Reinauer
2010-12-18
Support Intel SCH (Poulsbo) and add iwave/iWRainbowG6 board
Patrick Georgi
2010-12-16
- Fix shortcoming in Kconfig when handling multiple "choice"s
Stefan Reinauer
2010-11-22
Printing coreboot debug messages on VGA console is pretty much useless, since
Stefan Reinauer
2010-11-13
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-10-20
Now that no boards set RAMBASE < 1M, get rid of some dead code. Trivial.
Myles Watson
2010-10-19
To reduce boot time, remove the double startup IPI and 10 ms delay from lapic...
Scott Duplichan
[prev]
[next]