index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
x86
/
mtrr
Age
Commit message (
Expand
)
Author
2019-11-03
cpu/x86/mtrr/xip_cache.c: Fix inconsistent message
Angel Pons
2019-11-02
cpu/x86: Add a prog_run hook to set up caching of XIP stages
Arthur Heymans
2019-09-28
cpu,device/: Remove some __SIMPLE_DEVICE__ and __ROMCC__ use
Kyösti Mälkki
2019-09-10
AUTHORS: Move src/cpu copyrights into AUTHORS file
Martin Roth
2019-08-08
cpu/x86/mtrr: Replace CONFIG_CPU_ADDR_BITS with cpu_phys_address_size()
Subrata Banik
2019-06-22
src/cpu: Use 'include <stdlib.h>' when appropriate
Elyes HAOUAS
2019-06-21
cpu: Add missing #include <commonlib/helpers.h>
Elyes HAOUAS
2019-05-29
cpu/x86/mtrr: Assert that MSR arrays are fully initialized
Jacob Garber
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-06
src: Drop unused include <arch/acpi.h>
Elyes HAOUAS
2019-02-28
cpu/x86/mtrr/mtrr.c:Avoid static scan false positive
Richard Spiegel
2018-11-23
soc/intel/common: Bring DISPLAY_MTRRS into the light
Nico Huber
2018-11-12
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-04-11
Correct "MTTR" to "MTRR"
Jonathan Neuschäfer
2018-04-11
cpu/x86/mtrr: Fix broken output ("indexis")
Jonathan Neuschäfer
2018-04-09
cpu/x86/mtrr: Use single code path with/without holes
Nico Huber
2018-04-09
cpu/x86/mtrr: Optimize hole carving strategy
Nico Huber
2018-02-16
x86/mtrr: Enable Rd/WrDram mod in AMD fixed MTRRs
Marshall Dawson
2017-10-16
cpu/x86/mtrr: Remove var-MTRR alignment optimization
Nico Huber
2017-07-13
src/cpu: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2017-06-13
cpu/x86/mtrr: fail early if solution exceeds available MTRRs
Aaron Durbin
2017-03-16
cpu/x86: Wrap lines at 80 columns
Lee Leahy
2017-03-16
cpu/x86: Add int to unsigned
Lee Leahy
2017-03-16
cpu/x86: Use tabs for indent
Lee Leahy
2017-02-22
src/cpu/x86: Update/Add license headers to all files
Martin Roth
2016-11-12
cpu/x86/mtrr: allow temporary MTRR range during coreboot
Aaron Durbin
2016-09-12
cpu/x86: Move fls() and fms() to mtrr.h
Rizwan Qureshi
2016-07-22
cpu/x86/mtrr: correct variable MTRR calculation around 1MiB boundary
Aaron Durbin
2016-04-28
soc/intel/apollolake: Add cache for BIOS ROM
Andrey Petrov
2016-03-18
mtrr: Define a function for obtaining free var mtrr
Furquan Shaikh
2016-03-16
cpu/x86: compile earlymtrr.c code for romstage as well
Andrey Petrov
2016-03-16
cpu/x86/mtrr: remove early_mtrr_* functions
Aaron Durbin
2016-03-16
cpu/x86/mtrr: move cache_ramstage() to its only user
Aaron Durbin
2016-03-08
cpu/x86/mtrr: add helper function to detect variable MTRRs
Aaron Durbin
2016-02-02
src: Fix various spelling and whitespace issues.
Martin Roth
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-15
cpu/x86/mtrr: Add MTRR index and total MTRRs to error message
Paul Menzel
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-07-12
Verify Kconfigs symbols are not zero for hex and int type symbols
Martin Roth
2015-07-12
Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()
Martin Roth
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-09-25
x86/mtrr: Enable MTRR's before enabling caching
Isaac Christensen
2014-09-24
x86: Minimize work done with the caches disabled in mtrr functions.
Gabe Black
2014-06-30
x86 MTRR: Drop unused return value
Kyösti Mälkki
2014-06-30
Use MTRR defines
Kyösti Mälkki
2014-02-25
Remove CACHE_ROM.
Vladimir Serbinenko
2014-02-09
mtrr: only add prefetchable resources as WRCOMB for VGA devices
Aaron Durbin
2014-02-06
MTRR: Mark all prefetchable resources as WRCOMB.
Vladimir Serbinenko
2014-02-06
mtrr: retry fitting w/o WRCOMB if usage exceeds BIOS allocation
Aaron Durbin
2014-01-26
src/cpu: Fix spelling of MTTR to MTRR
Paul Menzel
2014-01-15
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
Kyösti Mälkki
2013-12-26
AMD boards (non-AGESA): Cleanup earlymtrr.c includes
Kyösti Mälkki
2013-10-03
cpu/x86/mtrr/mtrr.c: Remove superfluous assignment to `type_index`
Paul Menzel
2013-07-11
cpu: Fix spelling
Martin Roth
2013-05-01
x86: use boot state callbacks to disable rom cache
Aaron Durbin
2013-04-04
AMD: Drop six copies of wrmsr_amd and rdmsr_amd
Kyösti Mälkki
2013-04-01
boot: add disable_cache_rom() function
Aaron Durbin
2013-03-29
x86: mtrr: optimize hole carving above 4GiB
Aaron Durbin
2013-03-29
x86: mtrr: add hole punching support
Aaron Durbin
2013-03-29
x86: add rom cache variable MTRR index to tables
Aaron Durbin
2013-03-29
x86: mtrr: add CONFIG_CACHE_ROM support
Aaron Durbin
2013-03-29
mtrr: honor IORESOURCE_WRCOMB
Aaron Durbin
2013-03-29
x86: add new mtrr implementation
Aaron Durbin
2013-03-22
x86: unify amd and non-amd MTRR routines
Aaron Durbin
2013-03-15
Google Link: Add remaining code to support native graphics
Ronald G. Minnich
2012-08-01
Intel Sandybridge: add reserved memory as resources
Kyösti Mälkki
2012-07-24
Rename cache_lbmem() to cache_ramstage()
Stefan Reinauer
2012-07-24
MTRR: drop repetetive debug message
Stefan Reinauer
2012-07-16
Check for IORESOURCE_UMA_FB in MTRR setup
Kyösti Mälkki
2012-07-16
Define global uma_memory variables
Kyösti Mälkki
2012-07-12
Drop Kconfig VAR_MTRR_HOLE option
Kyösti Mälkki
2012-05-30
Fix the location of "Setting variable MTRR" printk.
Denis 'GNUtoo' Carikli
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-04-06
Cache 8MB flash instead of 4MB
Stefan Reinauer
2012-03-30
Make MTRR min hole alignment 64MB
Duncan Laurie
2012-03-30
Fix MB calculation in the reporting of the MTRR hole
Duncan Laurie
2012-03-30
MTRR: add alternate allocation method for odd memory maps
Duncan Laurie
2012-03-30
Add an option to keep the ROM cached after romstage
Stefan Reinauer
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-04-14
earlymtrr.c: wipe some dead code, use names instead of numbers and some
Stefan Reinauer
2011-01-19
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2010-11-13
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-09-30
Rename build system variables to be more intuitive, and
Patrick Georgi
2010-08-30
We call this cache as ram everywhere, so let's call it the same in Kconfig
Stefan Reinauer
2010-08-01
make early_mtrr_init() invisible for cache as ram targets as it breaks them.
Stefan Reinauer
2010-04-27
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-04-14
drop quite a lot of dead code that did nothing but produce warnings and make
Stefan Reinauer
2010-04-09
zero warnings days.
Stefan Reinauer
2010-04-07
clean up age old via epia target.
Stefan Reinauer
2010-04-06
No warnings day, next round.
Stefan Reinauer
2010-04-03
remove more warnings.
Stefan Reinauer
2010-03-22
printk_foo -> printk(BIOS_FOO, ...)
Stefan Reinauer
2010-02-11
Fix AUTO_XIP_ROM_BASE issues on AMD boards with certain compilers,
Patrick Georgi
2010-02-11
Adapt all uses of CONFIG_XIP_ROM_BASE to use
Patrick Georgi
2010-02-07
newconfig is no more.
Patrick Georgi
2009-10-19
Clean up some #ifdef CONFIG_*
Myles Watson
2009-10-16
Change CONFIG_LB_MEM_TOPK to CONFIG_RAMTOP to match CONFIG_RAMBASE.
Myles Watson
2009-08-12
Kconfig!
Patrick Georgi
2009-08-11
The code between #if and #endif is only about UMA mode. The CONFIG_GFXUMA sho...
Zheng Bao
[next]