index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
via
/
c7
Age
Commit message (
Expand
)
Author
2024-11-21
cpu/via/c7: Compress ramstage with LZ4 by default
Nico Huber
2024-11-21
cpu/via/c7: Use the simple p4-netburst CAR teardown
Nico Huber
2024-11-21
nb/via/cx700: Implement raminit
Nico Huber
2024-11-11
cpu/via: Implement cache as RAM
Nico Huber
2024-11-11
via: Start template for VIA C7 w/ CX700 northbridge
Nico Huber
2018-05-31
Remove VIA C7 CPU support
Kyösti Mälkki
2017-11-23
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-06-28
cpu/*: Add whitespace around '<<'
Elyes HAOUAS
2016-08-23
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize CPU
Elyes HAOUAS
2016-03-10
cpu/via/c7: Don't manually include udelay_io.c
Stefan Reinauer
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-04
x86: remove cpu_incs as romstage Make variable
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-27
vboot2: add verstage
Stefan Reinauer
2015-01-06
cpu: Drop print_ implementation from non-romcc boards
Stefan Reinauer
2014-10-27
{arch,cpu,drivers,ec}: Don't hide pointers behind typedefs
Edward O'Callaghan
2014-07-05
Drop redundant select CACHE_AS_RAM
Kyösti Mälkki
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-05-03
Move ARCH_* from board/Kconfig to cpu or soc Kconfig.
Furquan Shaikh
2012-11-27
Get rid of drivers class
Patrick Georgi
2012-02-09
VIA cpus: apply un-written naming rules
Kyösti Mälkki