index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
Age
Commit message (
Expand
)
Author
2013-04-23
Intel microcode: Return when `microcode_updates` is `NULL`
Vladimir Serbinenko
2013-04-03
haswell: enable ROM caching
Aaron Durbin
2013-04-03
haswell: keep ROM cache enabled
Aaron Durbin
2013-04-03
haswell: use new interface to disable rom caching
Aaron Durbin
2013-04-01
lynxpoint: split clearing and enabling of smm
Aaron Durbin
2013-03-22
haswell: Add microcode for ULT C0 stepping 0x40651
Duncan Laurie
2013-03-22
haswell: vboot path support in romstage
Aaron Durbin
2013-03-22
haswell: use dynamic cbmem
Aaron Durbin
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-21
Intel: Update CPU microcode for 6fx CPUs
Stefan Reinauer
2013-03-21
Intel: Update CPU microcode for 106cx CPUs
Stefan Reinauer
2013-03-21
Intel: Update CPU microcode script
Stefan Reinauer
2013-03-21
lynxpoint: Add helper functions for reading PM and GPIO base
Duncan Laurie
2013-03-21
haswell: RESET_ON_INVALID_RAMSTAGE_CACHE option
Aaron Durbin
2013-03-21
haswell: implement ramstage caching in SMM region
Aaron Durbin
2013-03-21
haswell: add multipurpose SMM memory region
Aaron Durbin
2013-03-21
haswell: set TSEG as WB cacheable in romstage
Aaron Durbin
2013-03-21
haswell: support for parallel SMM relocation
Aaron Durbin
2013-03-21
haswell: use s3_resume field in romstage_handoff
Aaron Durbin
2013-03-21
x86: protect against abi assumptions from compiler
Aaron Durbin
2013-03-21
haswell: support for CONFIG_RELOCATABLE_RAMSTAGE
Aaron Durbin
2013-03-21
ramstage: prepare for relocation
Aaron Durbin
2013-03-20
Intel: Update CPU microcode for Sandybridge/Ivybridge CPUs
Stefan Reinauer
2013-03-20
Intel: Update CPU microcode for 1067x CPUs
Stefan Reinauer
2013-03-19
haswell: wait 10ms after INIT IPI
Aaron Durbin
2013-03-19
haswell: Parallel AP bringup
Aaron Durbin
2013-03-19
intel microcode: split up microcode loading stages
Aaron Durbin
2013-03-18
haswell: add romstage_after_car() function
Aaron Durbin
2013-03-18
haswell: move call site of save_mrc_data()
Aaron Durbin
2013-03-18
haswell: romstage: pass stack pointer and MTRRs
Aaron Durbin
2013-03-18
haswell: unify romstage logic
Aaron Durbin
2013-03-18
haswell: adjust CAR usage
Aaron Durbin
2013-03-18
haswell: enable caching before SMM initialization
Aaron Durbin
2013-03-18
haswell: Clear correct number of MCA banks
Aaron Durbin
2013-03-18
haswell: move definition of CORE_THREAD_COUNT_MSR
Aaron Durbin
2013-03-18
haswell: Use SMM Modules
Aaron Durbin
2013-03-17
x86 intel: Add Firmware Interface Table support
Aaron Durbin
2013-03-14
haswell: Add ULT CPUID and updated microcode
Duncan Laurie
2013-03-14
haswell: Properly Guard Engergy Policy by CPUID
Aaron Durbin
2013-03-14
haswell: Add initial support for Haswell platforms
Aaron Durbin
2013-03-07
Fix socket LGA775
Kyösti Mälkki
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-02-14
sconfig: rename lapic_cluster -> cpu_cluster
Stefan Reinauer
2013-02-11
Intel: Replace MSR 0xcd with MSR_FSB_FREQ
Patrick Georgi
2013-02-09
speedstep: Deduplicate some MSR identifiers
Patrick Georgi
2013-02-09
document Intel VMX locking behavior
Mike Frysinger
2013-01-30
Extend CBFS to support arbitrary ROM source media.
Hung-Te Lin
2012-11-27
Get rid of drivers class
Patrick Georgi
2012-11-13
Add spinlock to serialize Intel microcode updates
Stefan Reinauer
2012-11-13
Fix CONFIG_MAX_CPU set to 1 CPU build problem
Stefan Reinauer
2012-11-12
ivybridge: Catch unknown CPU revisions
Stefan Reinauer
2012-11-12
Initialize the VMX MSR
Marc Jones
2012-11-12
Revert "Remove code that enables/disables VMX in coreboot on chromebooks."
Marc Jones
2012-11-12
sandybridge: Correct reporting of cores and threads
Stefan Reinauer
2012-11-07
Leave power control registers unlocked
Sameer Nanda
2012-11-06
cpu/intel/model_1067x: Add proper c-state/p-state/thermal support
Nico Huber
2012-11-06
intel/socket_BGA956: enable speedstep, CAR, MMX, SSE
Patrick Georgi
2012-11-05
Overhaul speedstep code
Nico Huber
2012-11-05
Fix some indentation flaws and break very long lines
Nico Huber
2012-11-02
Correct FSB reading in speedstep ACPI
Nico Huber
2012-11-01
Merge cpu/intel/acpi.h into cpu/intel/speedstep.h
Nico Huber
2012-10-30
Add support for socket LGA775
Stefan Tauner
2012-10-07
Fix typo in mPGA603 socket
Kyösti Mälkki
2012-10-07
Remove chip.h files without config structure
Kyösti Mälkki
2012-09-05
buildsystem: Make CPU microcode updating more configurable
Alexandru Gagniuc
2012-08-27
Intel model_106cx: change CAR to HT-capable
Kyösti Mälkki
2012-08-22
Auto-declare chip_operations
Kyösti Mälkki
2012-08-09
Synchronize rdtsc instructions
Stefan Reinauer
2012-08-03
Intel CPUs: Fix counting of CPU cores
Kyösti Mälkki
2012-07-31
Revert "Use broadcast SIPI to startup siblings"
Sven Schnelle
2012-07-31
Revert "remove CONFIG_SERIAL_CPU_INIT"
Sven Schnelle
2012-07-26
CPU: Add option to set TCC activation offset
Duncan Laurie
2012-07-26
ACPI: Add a method to notify OS to re-read _PPC
Duncan Laurie
2012-07-26
ACPI: Add function to write _PPC using NVS
Duncan Laurie
2012-07-26
Drop CONFIG_CPU_MODEL_NAME and fix CPU name displayed in logs
Stefan Reinauer
2012-07-26
Enable Microcode in CBFS for all SandyBridge/IvyBridge systems
Stefan Reinauer
2012-07-25
Fix comment to reference IvyBridge, too
Stefan Reinauer
2012-07-25
Include SandyBridge Microcode when IvyBridge is enabled
Stefan Reinauer
2012-07-25
Fix date output in Microcode update
Stefan Reinauer
2012-07-24
CPU: Set flex ratio to nominal TDP ratio in bootblock
Duncan Laurie
2012-07-24
CPU: Update ivybridge PP1 current limit value
Duncan Laurie
2012-07-24
CPU: Add basic support for Nominal Configurable TDP
Duncan Laurie
2012-07-24
Config changes to support microcode in CBFS
Vadim Bendebury
2012-07-24
Add microcode blob processing
Vadim Bendebury
2012-07-24
Add code to read Intel microcode from CBFS
Vadim Bendebury
2012-07-24
Rename microcode include file to be model agnostic
Vadim Bendebury
2012-07-24
Properly identify ACPI C3 states in _CST table.
Duncan Laurie
2012-07-24
Remove code that enables/disables VMX in coreboot on chromebooks.
Ronald G. Minnich
2012-07-04
Intel cpus: Extend cache to cover complete Flash Device
Kyösti Mälkki
2012-07-04
Intel model_106cx: change CAR to model_6ex
Kyösti Mälkki
2012-07-04
Intel cpus: delete dead CAR code and whitespace fixes
Kyösti Mälkki
2012-07-04
Intel cpus: use CPU_ADDR_BITS from Kconfig during CAR
Kyösti Mälkki
2012-07-02
remove CONFIG_SERIAL_CPU_INIT
Sven Schnelle
2012-07-02
Use broadcast SIPI to startup siblings
Sven Schnelle
2012-07-02
Intel CPUs: execute microcode update only once per core
Kyösti Mälkki
2012-06-19
Enable Intel PECI on Model 6fx CPUs
Sven Schnelle
2012-05-29
Drop config variable CPU_MODEL_INDEX
Stefan Reinauer
2012-05-08
Clean up #ifs
Patrick Georgi
2012-05-03
Fix register corruption during Intel Microcode update
Stefan Reinauer
2012-05-02
Don't include console.h in microcode.c when compiling with ROMCC
Stefan Reinauer
[next]