index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
model_6ex
Age
Commit message (
Expand
)
Author
2024-02-18
arch to cpu: Add SPDX license headers to Kconfig files
Martin Roth
2024-01-24
cpu: Rename Makefiles from .inc to .mk
Martin Roth
2023-08-06
cpu: Add SPDX license headers to Makefiles
Martin Roth
2023-02-09
arch/x86/include/cpu: introduce CPU_TABLE_END CPU table terminator
Felix Held
2023-02-08
arch/x86/cpu: introduce and use device_match_mask
Felix Held
2022-02-05
cpu/x86/lapic: Move LAPIC configuration to MP init
Kyösti Mälkki
2021-10-26
src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper function
Felix Held
2021-10-26
cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPER
Felix Held
2021-07-02
src: Introduce `ARCH_ALL_STAGES_X86`
Angel Pons
2021-06-30
src: Move `select ARCH_X86` to platforms
Angel Pons
2020-09-26
arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`
Angel Pons
2020-07-26
cpu,soc/intel: Drop select SMP
Kyösti Mälkki
2020-07-26
src: Remove unused 'include <cpu/intel/common/common.h>
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-04
src/cpu: Use SPDX for GPL-2.0-only files
Angel Pons
2019-11-03
cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATE
Kyösti Mälkki
2019-09-24
intel/cpu: Switch older models to TSC_MONOTONIC_TIMER
Kyösti Mälkki
2019-09-19
cpu/intel/common: Add CPU_INTEL_COMMON_TIMEBASE
Kyösti Mälkki
2019-09-10
AUTHORS: Move src/cpu/intel copyrights into AUTHORS file
Martin Roth
2019-07-09
cpu/intel: Drop SMM_TSEG conditional
Kyösti Mälkki
2019-07-01
Use 3rdparty/intel-microcode
Arthur Heymans
2019-03-20
src: Use 'include <string.h>' when appropriate
Elyes HAOUAS
2019-01-24
cpu/intel: Configure IA32_FEATURE_CONTROL for alternative SMRR
Arthur Heymans
2019-01-23
nb/intel/i945: Use parallel MP init
Arthur Heymans
2018-12-20
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
Matt DeVillier
2018-12-03
nb/intel/i945: Use common SMM_TSEG code
Arthur Heymans
2018-10-11
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
Elyes HAOUAS
2018-10-05
src: Fix MSR_PKG_CST_CONFIG_CONTROL register name
Elyes HAOUAS
2018-06-17
cpu/intel/car: Remove obsolete files
Kyösti Mälkki
2017-11-30
intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)
Elyes HAOUAS
2017-11-23
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-06-07
Use more secure HTTPS URLs for coreboot sites
Paul Menzel
2017-03-16
cpu/intel: Wrap lines at 80 columns
Lee Leahy
2017-03-16
cpu/intel: Fix the spacing issues
Lee Leahy
2017-03-16
cpu/intel: Indent with tabs
Lee Leahy
2017-03-09
cpu/intel/model_6{e,f}x: Unify init files
Paul Menzel
2016-12-27
cpu/intel/common: Add/Use common function to set virtualization
Matt DeVillier
2016-12-11
intel i945 gm45 x4x post-car: Use postcar_frame for MTRR setup
Kyösti Mälkki
2016-11-11
intel cache-as-ram: Unify stack setup
Kyösti Mälkki
2016-10-09
cpu/intel/model_6ex: Set msr bits for dynamic L2, C2E, C4E
Arthur Heymans
2016-08-23
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize CPU
Elyes HAOUAS
2016-07-26
intel car: Use MTRR WRPROT type for XIP cache
Kyösti Mälkki
2016-07-22
intel car: Unify postcodes
Kyösti Mälkki
2016-07-22
intel car: Unify whitespace and comment fixes
Kyösti Mälkki
2016-07-22
intel car: Remove guard on XIP_ROM_SIZE
Kyösti Mälkki
2016-06-22
Ignore RAMTOP for MTRRs
Kyösti Mälkki
2016-06-22
intel cache-as-ram: Fix comment about MTRRs
Kyösti Mälkki
2016-06-21
intel/model_6ex: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-09-30
cpu: microcode: Use microcode stored in binary format
Alexandru Gagniuc
2015-07-07
x86: Drop -Wa,--divide
Stefan Reinauer
2015-06-08
Remove empty lines at end of file
Elyes HAOUAS
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-05-05
3rdparty: move to 3rdparty/blobs
Patrick Georgi
2015-05-05
3rdparty: Move to blobs
Patrick Georgi
2015-02-28
cpu/intel: (non-FSP) Remove microcode updates from tree
Alexandru Gagniuc
2015-02-28
cpu/intel (non-FSP): Use microcode from blobs repository
Alexandru Gagniuc
2015-01-27
vboot2: add verstage
Stefan Reinauer
2014-10-27
{arch,cpu,drivers,ec}: Don't hide pointers behind typedefs
Edward O'Callaghan
2014-10-19
x86 romstage: Move stack just below RAMTOP
Kyösti Mälkki
2014-07-08
cpu: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-05-03
Move ARCH_* from board/Kconfig to cpu or soc Kconfig.
Furquan Shaikh
2014-02-12
PCI: Drop includes under cpu
Kyösti Mälkki
2014-01-16
cpu/intel: Remove dummy terminators from microcode blobs
Alexandru Gagniuc
2014-01-16
cpu/intel: Make all Intel CPUs load microcode from CBFS
Alexandru Gagniuc
2014-01-15
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
Kyösti Mälkki
2013-07-11
usbdebug: Drop old includes
Kyösti Mälkki
2013-07-10
usbdebug: Put ehci_debug_info in CAR_GLOBAL
Kyösti Mälkki
2013-06-14
usbdebug: Drop temporary disables of log output
Kyösti Mälkki
2013-05-08
copy_and_run: drop boot_complete parameter
Stefan Reinauer
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-02-09
speedstep: Deduplicate some MSR identifiers
Patrick Georgi
2012-11-27
Get rid of drivers class
Patrick Georgi
2012-11-01
Merge cpu/intel/acpi.h into cpu/intel/speedstep.h
Nico Huber
2012-08-09
Synchronize rdtsc instructions
Stefan Reinauer
2012-07-31
Revert "Use broadcast SIPI to startup siblings"
Sven Schnelle
2012-07-04
Intel cpus: Extend cache to cover complete Flash Device
Kyösti Mälkki
2012-07-04
Intel cpus: delete dead CAR code and whitespace fixes
Kyösti Mälkki
2012-07-04
Intel cpus: use CPU_ADDR_BITS from Kconfig during CAR
Kyösti Mälkki
2012-07-02
Use broadcast SIPI to startup siblings
Sven Schnelle
2012-04-25
Replace cache control magic numbers with symbols
Patrick Georgi
2012-03-17
Intel cpus: Include CAR from socket
Kyösti Mälkki
2012-02-16
Intel cpus: use CPU_PHYSMASK_HI define in CAR
Kyösti Mälkki
2012-02-10
Intel cpus: apply un-written naming rules
Kyösti Mälkki
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-11-01
Remove XIP_ROM_BASE
Patrick Georgi
2011-10-30
Fix slow CAR execution introduced by 7c7d87182feb78cb2bc02fb3558bef56a41682c9
Rudolf Marek
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-09-09
Crank up CPU speed on Intel Core and Core2 CPUs
Patrick Georgi
2011-05-03
Enable caching for ROM area in model_6ex/cache_as_ram.inc
Sven Schnelle
2011-04-21
more ifdef -> if fixes
Stefan Reinauer
2011-04-14
Use symbolic names for some MTRR bits instead of numbers in CAR code
Stefan Reinauer
2011-04-11
Unify use of post_code
Alexandru Gagniuc
2011-01-19
Revert r5902 to make code more readable again. At least three people like to
Stefan Reinauer
2010-12-11
factor out cpu power management base into a separate file. And fix a bug in
Stefan Reinauer
2010-10-07
Remove some duplicate #include files (trivial).
Uwe Hermann
2010-10-02
Add comments to make it clear why these two lines are written like that:
Uwe Hermann
[next]