summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
AgeCommit message (Expand)Author
2020-07-10cpu/intel/haswell/finalize.c: Drop dead codeAngel Pons
2020-07-08haswell: relocate `romstage_common` to northbridgeAngel Pons
2020-07-08nb/intel/haswell: Drop unnecessary variableAngel Pons
2020-07-08haswell: drop unused function parameterAngel Pons
2020-06-16sb,soc/intel: Replace smm_southbridge_enable_smi()Kyösti Mälkki
2020-06-15haswell boards: Factor out MAX_CPUSAngel Pons
2020-06-15arch/x86: Remove NO_FIXED_XIP_ROM_SIZEKyösti Mälkki
2020-06-06src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS
2020-06-06cpu/intel/haswell: Remove unused 'include <cpu/x86/bist.h>'Elyes HAOUAS
2020-06-06src: Remove unused '#include <cpu/x86/smm.h>'Elyes HAOUAS
2020-06-02src: Remove unused '#include <cpu/x86/lapic.h>'Elyes HAOUAS
2020-05-13src: Remove unused '#include <stdint.h>'Elyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-02acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh
2020-05-01src: Remove unused 'include <cpu/x86/cache.h>'Elyes HAOUAS
2020-04-28device: Constify struct device * parameter to acpi_fill_ssdt()Furquan Shaikh
2020-04-04src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-23acpi: Change Processor ACPI Name (Intel only)Christian Walter
2019-12-19arch/x86,soc/intel: Drop RESET_ON_INVALID_RAMSTAGE_CACHEKyösti Mälkki
2019-12-19src: Remove unused 'include <arch/cpu.h>'Elyes HAOUAS
2019-12-19src: Use '#include <smp/node.h>' when appropriateElyes HAOUAS
2019-12-14bootblock: Provide some common prototypesKyösti Mälkki
2019-11-22intel/smm: Provide common smm_relocation_paramsKyösti Mälkki
2019-11-03cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATEKyösti Mälkki
2019-10-31cpu/x86: make set_msr_bit publicly availableMichael Niewöhner
2019-10-01cpu/intel/common: Move intel_ht_sibling() to common folderPatrick Rudolph
2019-09-24cpu/intel: Use CPU_INTEL_COMMON_TIMEBASEKyösti Mälkki
2019-09-15cpu/intel/microcode: Make microcode lib available in bootblockRizwan Qureshi
2019-09-13intel/haswell: Remove some __PRE_RAM__ useKyösti Mälkki
2019-09-10AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth
2019-08-28intel/haswell: Use smm_subregion()Kyösti Mälkki
2019-08-28intel/haswell,broadwell: Rename EMRR to PRMRRKyösti Mälkki
2019-08-20devicetree: Remove duplicate chip_ops declarationsKyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-08-15soc/intel: Rename some SMM support functionsKyösti Mälkki
2019-08-15cpu/intel: Replace bsp_init_and_start_aps()Kyösti Mälkki
2019-08-13cpu/x86: Separate save_state struct headersKyösti Mälkki
2019-08-11intel/haswell: Move platform_enter_postcar()Kyösti Mälkki
2019-08-03intel/haswell: Move stage_cache support functionKyösti Mälkki
2019-07-13intel/haswell: Replace monotonic timerKyösti Mälkki
2019-07-13cpu/x86: Move smm_lock() prototypeKyösti Mälkki
2019-07-09arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-07-04arch/x86: Adjust size of postcar stackKyösti Mälkki
2019-07-01Use 3rdparty/intel-microcodeArthur Heymans
2019-06-22src/cpu: Use 'include <stdlib.h>' when appropriateElyes HAOUAS
2019-06-21cpu: Add missing #include <commonlib/helpers.h>Elyes HAOUAS
2019-06-21cpu/intel/haswell: Link monotonic_timer.c in early stagesArthur Heymans
2019-06-21cpu/intel/haswell: Link tsc_freq.c in the bootblockArthur Heymans
2019-06-21cpu/intel/{haswell,model_206{5,a}x}: Use MSR_CORE_THREAD_COUNT for msr at 0x35Elyes HAOUAS
2019-04-25cpu/intel/car/non-evict: Select NO_FIXED_XIP_ROM_SIZEArthur Heymans
2019-04-21nb/intel/haswell: Add an option for where verstage startsArthur Heymans
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-03-27Move calls to quick_ram_check() before CBMEM initKyösti Mälkki
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-16src: Drop unused '#include <halt.h>'Elyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-06src: Drop unused include <arch/acpi.h>Elyes HAOUAS
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2019-02-25security/vboot: Add measured boot modePhilipp Deppenwiese
2019-02-12postcar: Make more use of postcar_frame_add_romcache()Nico Huber
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2019-01-03nb/intel/haswell: Add support for PEGTristan Corrick
2018-12-28arch/x86: SSE2 implies SSE supportKyösti Mälkki
2018-12-20cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()Matt DeVillier
2018-12-18cpu: Remove unneeded include <pc80/mc146818rtc.h>Elyes HAOUAS
2018-12-13cpuid: Add helper function for cpuid(1) functionsSubrata Banik
2018-11-30cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans
2018-11-30cpu/intel/haswell: Rework acpi/cpu.aslArthur Heymans
2018-11-16src: Remove unneeded include <cbfs.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-01cpu/intel/haswell: Only change the slow ramp rate for ULT CPUsTristan Corrick
2018-11-01cpu/intel/haswell: Allow use of TSC for the monotonic timerTristan Corrick
2018-11-01cpu/intel/haswell: Add the CPUID for Haswell C0 CPUsTristan Corrick
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-05src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-08-13src: Get rid of non-local header treated as localElyes HAOUAS
2018-08-09src/cpu: Fix typoElyes HAOUAS
2018-07-25drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE supportArthur Heymans
2018-06-04security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese
2018-04-30cpu/intel: Get rid of device_tElyes HAOUAS
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-02-06cpu/intel/haswell: Don't select PARALLEL_CPU_INITArthur Heymans
2018-01-18security/tpm: Change TPM naming for different layers.Philipp Deppenwiese
2018-01-18security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese
2017-11-23Constify struct cpu_device_id instancesJonathan Neuschäfer
2017-10-04chromeec: Remove checks for EC in RODaisuke Nojiri
2017-09-11cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin
2017-07-06cpu/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-06-28cpu/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-28cpu/*: Add whitespace around '<<'Elyes HAOUAS
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 17:28:37 +0000