index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
car.ld
Age
Commit message (
Expand
)
Author
2015-09-30
x86: prepare cache-as-ram to allow multiple stages
Aaron Durbin
2015-09-09
x86: link romstage and ramstage with 1 file
Aaron Durbin