summaryrefslogtreecommitdiff
path: root/src/arch/riscv
AgeCommit message (Expand)Author
2018-07-12riscv: add include/arch/smp/ directoryXiang Wang
2018-07-11riscv: add support to check ISA extensionXiang Wang
2018-07-06riscv: use __riscv_atomic to check support A extensionXiang Wang
2018-04-27RISC-V boards: Remove PAGETABLES section from memlayout.ldJonathan Neuschäfer
2018-04-26arch/riscv: Store mprv bit in size_tJonathan Neuschäfer
2018-04-11arch/riscv: Remove I/O space access functions (outb, etc.)Jonathan Neuschäfer
2018-02-20arch/riscv: Delegate the page fault exceptionsJonathan Neuschäfer
2018-02-20arch/riscv: Update encoding.h and adjust related codeJonathan Neuschäfer
2018-02-20arch/riscv: Pass the bootrom-provided FDT to the payloadJonathan Neuschäfer
2018-02-20arch/riscv: Don't set up virtual memoryJonathan Neuschäfer
2018-02-20arch/riscv: Make RVC support configurableJonathan Neuschäfer
2018-02-20arch/riscv: Align trap_entry to 4 bytes, as required by specJonathan Neuschäfer
2017-12-02arch/riscv: Remove supervisor_trap_entryJonathan Neuschäfer
2017-12-02riscv: Remove config string supportJonathan Neuschäfer
2017-12-02arch/riscv: Remove the current SBI implementationJonathan Neuschäfer
2017-12-02arch/riscv: Return from trap_handler instead of jumping outJonathan Neuschäfer
2017-12-02arch/riscv: Unify trap returnJonathan Neuschäfer
2017-11-23Constify struct cpu_device_id instancesJonathan Neuschäfer
2017-11-07arch/riscv: Use a separate trap stackJonathan Neuschäfer
2017-11-07arch/riscv: gettimer: Don't use the config stringJonathan Neuschäfer
2017-11-07arch/riscv: Drop mret workaroundJonathan Neuschäfer
2017-11-07arch/riscv: mprv_read_*: Mark result as earlyclobberJonathan Neuschäfer
2017-11-07arch/riscv: Fix return type of mprv_read_u64Jonathan Neuschäfer
2017-09-27arch/riscv: hls_init: Initialize time{,cmp} with dummy pointersJonathan Neuschäfer
2017-09-27arch/riscv: Document mprv_{read,write}_* functionsJonathan Neuschäfer
2017-09-27arch/riscv: trap handler: Print load/store access width in bitsJonathan Neuschäfer
2017-09-26riscv: Update register addresswxjstz
2017-07-25src/arch: Fix checkpatch warning: no spaces at the start of a lineMartin Roth
2017-07-07arch/*: Update Kconfig symbol usageMartin Roth
2017-06-07src: change coreboot to lowercaseMartin Roth
2017-05-30arch: Unify basic cache clearing APIJulius Werner
2017-02-20riscv: Suppress invalid coverity errorsMartin Roth
2017-01-16riscv: Move mcall numbers to mcall.h, adjust their namesJonathan Neuschäfer
2017-01-16riscv: get SBI calls to workRonald G. Minnich
2016-12-20riscv: enable counters via m[us]counterenRonald G. Minnich
2016-12-18riscv: Add support for timer interruptsRonald G. Minnich
2016-12-06riscv: Stub out sbi_(un)mask_interruptJonathan Neuschäfer
2016-12-06arch/riscv/mcall.c: Return the correct memory base and sizeJonathan Neuschäfer
2016-11-20riscv: map first 4GiB of physical address spaceRonald G. Minnich
2016-11-14riscv: add a variable to control trap managementRonald G. Minnich
2016-11-13riscv: change payload() to pass the config string pointer as arg0Ronald G. Minnich
2016-11-12riscv: start to use the configstring functionsRonald G. Minnich
2016-11-07riscv: Unify SBI call implementations under arch/riscv/Jonathan Neuschäfer
2016-11-02riscv: Add a bandaid for the new toolchainRonald G. Minnich
2016-10-24RISCV: Clean up the common architectural codeRonald G. Minnich
2016-10-18arch/riscv: In trap handler, don't print SP twiceJonathan Neuschäfer
2016-10-15arch/riscv: Visually align trap frame informationJonathan Neuschäfer
2016-10-15riscv: Use the generic src/lib/bootblock.cJonathan Neuschäfer
2016-10-15arch/riscv: Remove unused bootblock_simple.cJonathan Neuschäfer
2016-10-15riscv: Clean up {qemu,spike}_utilJonathan Neuschäfer
2016-10-15riscv and power8: Convert printk/while(1) to dieJonathan Neuschäfer
2016-10-07RISCV: update the encoding.h file.Ronald G. Minnich
2016-09-12src/arch: Improve code formattingElyes HAOUAS
2016-08-29arch/riscv: Add missing "break;"Jonathan Neuschäfer
2016-08-23arch/riscv: Add functions to read/write memory on behalf of supervisor/user modeJonathan Neuschäfer
2016-08-23arch/riscv: Map the kernel space into RAM (2GiB+)Jonathan Neuschäfer
2016-08-23arch/riscv: Implement the SBI againJonathan Neuschäfer
2016-08-23arch/riscv: Enable U-mode/S-mode counters (stime, etc.)Jonathan Neuschäfer
2016-08-23arch/riscv: Fix unaligned memory access emulationJonathan Neuschäfer
2016-08-23arch/riscv: Delegate exceptions to supervisor mode if appropriateJonathan Neuschäfer
2016-08-23arch/riscv: Print the page table structure after constructionJonathan Neuschäfer
2016-08-15arch/riscv: Improve and refactor trap handling diagnosticsJonathan Neuschäfer
2016-08-15arch/riscv: Set the stack pointer upon trap entryJonathan Neuschäfer
2016-08-11arch/riscv: Fix the page table setup codeJonathan Neuschäfer
2016-08-11arch/riscv: Update encoding.h and dependent filesJonathan Neuschäfer
2016-08-04src/arch/riscv/id.S: Don't hardcode the stringsJonathan Neuschäfer
2016-08-02arch/riscv: Add include/arch/barrier.hJonathan Neuschäfer
2016-07-28arch/riscv: Refactor bootblock.SJonathan Neuschäfer
2016-07-28arch/riscv: Only initialize virtual memory if it's availableJonathan Neuschäfer
2016-07-28arch/riscv: Remove spinlock code from atomic.hJonathan Neuschäfer
2016-07-19arch/riscv: Enable unaligned load handlingJonathan Neuschäfer
2016-07-18arch/riscv: Remove enter_supervisorJonathan Neuschäfer
2016-07-18arch/riscv: Change all eret instructions to .word 0x30200073 (mret)Jonathan Neuschäfer
2016-07-14spike-riscv: Look for the CBFS in RAMJonathan Neuschäfer
2016-07-14arch/riscv: Unconditionally start payloads in machine modeJonathan Neuschäfer
2016-06-28riscv/bootblock.S: Register machine-mode, not supervisor-mode trap handlerJonathan Neuschäfer
2016-06-28arch/riscv: Show fault PC and load address on load access faultsJonathan Neuschäfer
2016-06-28arch/riscv: Move _start to the beginning of the bootblockJonathan Neuschäfer
2016-06-24region: Add writeat and eraseat supportAntonello Dettori
2016-06-21riscv-spike: Move coreboot to 0x80000000 (2GiB)Jonathan Neuschäfer
2016-06-12arch/riscv: Compile with -mcmodel=medanyJonathan Neuschäfer
2016-06-12arch/riscv: Add misc.c to bootblock/romstage to get udelay()Jonathan Neuschäfer
2016-06-12arch/riscv: copy read/write8/16/32 from x86Jonathan Neuschäfer
2016-06-12arch/riscv/trap_util.S: Use "li" pseudo-instruction to load a constantJonathan Neuschäfer
2016-05-03build system: remove CBFSTOOL_PRE1_OPTSPatrick Georgi
2016-05-02lib/coreboot_table: use the architecture dependent table sizeAaron Durbin
2016-05-02arch: introduce architecture dependent common variablesAaron Durbin
2016-04-21lib: add common write_tables() implementationAaron Durbin
2016-04-21lib/coreboot_table: add architecture hooks for adding tablesAaron Durbin
2016-04-21lib/bootmem: allow architecture specific bootmem rangesAaron Durbin
2016-04-21arch: only print cbmem entries in one placeAaron Durbin
2016-04-21arch: use Kconfig variable for coreboot table sizeAaron Durbin
2016-04-21arch/riscv/tables: remove confusion over write_tables()Aaron Durbin
2016-04-08Change la to li (load immediate)Ronald G. Minnich
2016-03-09Makefile: Add build-time overlap check for programs loaded after corebootJulius Werner
2016-02-22die() when attempting to use bounce buffer on non-i386.Vladimir Serbinenko
2016-02-19lib/coreboot_table: add function to allow arch code to add recordsAaron Durbin
2016-02-19RISC-V: Add more debug info to debug printksAndrew Waterman
2016-02-19RISC-V: Make inline asm usage saferAndrew Waterman
2016-02-11arches: lib: add main_decl.h for main() declarationAaron Durbin