index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
Documentation
/
Intel
/
SoC
/
soc.html
Age
Commit message (
Expand
)
Author
2018-05-08
{mb,nb,soc}: Remove references to pci_bus_default_ops()
Nico Huber
2018-04-17
Documentation/Intel: Adjust heading levels
Jonathan Neuschäfer
2017-06-12
Documentation: change coreboot to lowercase
Martin Roth
2017-06-07
Use more secure HTTPS URLs for coreboot sites
Paul Menzel
2016-03-21
Documentation: x86 shadow ROM disable
Lee Leahy
2016-02-29
Documentation/Intel: More CorebootPayloadPkg documentation
Lee Leahy
2016-02-29
Documentation/Intel: Add ACPI link and more FADT documentation
Lee Leahy
2016-02-24
Documentation/Intel: Add minimal APCI and TempRamExit documentation
Lee Leahy
2016-02-19
Documentation: x86 device tree processing and memory map
Lee Leahy
2016-02-05
Documentation: x86 add sleep state and minimal memory setup
Lee Leahy
2016-02-05
Documentation: x86 Enable Serial Output
Lee Leahy
2016-02-05
Documentation: Add the x86 FSP Binary
Lee Leahy
2016-02-05
Documentation: Fix links to Intel/documentation.html
Lee Leahy
2016-02-04
Documentation: Add x86 bootblock support
Lee Leahy
2016-02-02
Documentation: Add x86 documentation for required files
Lee Leahy