summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2016-05-03intel/baytrail: use fmap information for code cachingPatrick Georgi
2016-05-03lib/cbfs: Use fmap derived information about the COREBOOT regionPatrick Georgi
2016-05-03fmaptool: Export some fmap knowledge to the build environmentPatrick Georgi
2016-05-03build system: rename fmap.h to fmap_config.hPatrick Georgi
2016-05-03arch/x86: Drop CBFS_BASE_ADDRESSPatrick Georgi
2016-05-03southbridge/amd: Drop HUDSON_FWM_INSIDE_CBFSPatrick Georgi
2016-05-03build system: remove CBFSTOOL_PRE1_OPTSPatrick Georgi
2016-05-03.gitignore: add build and libpayload dirs for nvramcui payloadStefan Tauner
2016-05-03xcompile: test if gcc is really availableStefan Tauner
2016-05-03board_status/towiki: Link to CGit instead of GitwebJonathan Neuschäfer
2016-05-02soc/intel/quark: Remove UPD parametersLee Leahy
2016-05-02cpu/x86/mp_init: remove unused callback argumentsAaron Durbin
2016-05-02drivers/intel/fsp1_1: fix linking romstage when SEPARATE_VERSTAGE usedAaron Durbin
2016-05-02arch/x86/assembly_entry: allow early post CAR stages to use common codeAaron Durbin
2016-05-02arch/x86/asembly_entry: reorder conditional stage entry macrosAaron Durbin
2016-05-02lib/coreboot_table: use the architecture dependent table sizeAaron Durbin
2016-05-02arch: introduce architecture dependent common variablesAaron Durbin
2016-05-02nb/amd/mct_ddr3: Only initialize ECC bits onceTimothy Pearson
2016-05-02x86/memlayout.h: Do not include data/bss sections in C_ENVIRONMENT_BOOTBLOCKFurquan Shaikh
2016-05-01romcc.1: Point bug reporters to the coreboot ML / bug trackerJonathan Neuschäfer
2016-05-01payloads/nvramcui: Make the makefile non-executableJonathan Neuschäfer
2016-05-01mb/emulation/*/board_info.txt: Update QEMU URLJonathan Neuschäfer
2016-05-01nb/amd/mct_ddr3: Warn if MaxRdLatency training fails on Family 15hTimothy Pearson
2016-05-01nb/amd/mct_ddr3: Stop receiver enable cycle training after window foundTimothy Pearson
2016-05-01nb/amd/mct_ddr3: Do not constantly reset read data timing registers to 0Timothy Pearson
2016-05-01nb/amd/mct_ddr3: Skip nibble training when current DIMM is not x4Timothy Pearson
2016-05-01nb/amd/mct_ddr3: Fix x4 DIMM receiver enable training on Fam15hTimothy Pearson
2016-04-30lib/reg_script: Allow multiple independent handlersLee Leahy
2016-04-30lib/regscript: Add exclusive-or (xor) supportLee Leahy
2016-04-30soc/apollolake: Prevent PMC BAR reassignment during resource allocationHannah Williams
2016-04-29soc/intel/apollolake: clarify Fast SPI CS2 pad configurationAaron Durbin
2016-04-29nb/intel/sandybridge/raminit: fix regression "always use mrccache"Patrick Rudolph
2016-04-29siemens/mc_bdx1: Add new mainboard.Werner Zeh
2016-04-28nb/amd/mct_ddr3: Restart system on training failure instead of using die()Timothy Pearson
2016-04-28Add board URLs for the RISC-V boardsJonathan Neuschäfer
2016-04-28Fix "Spike RISCV" board nameJonathan Neuschäfer
2016-04-28fsp_baytrail: Fix missing "$" when using Kconfig switchWerner Zeh
2016-04-28drivers/intel/i210: Use uint8_t and friends instead of u8Werner Zeh
2016-04-28mc_tcu3: Switch to hwilib instead of own hwinfo implementationWerner Zeh
2016-04-28vendorcode/siemens: Add hwilib for Siemens specific info structWerner Zeh
2016-04-28soc/intel/apollolake: Add handling of GNVS ACPI entry for CHROMEOS buildsLance Zhao
2016-04-28soc/intel/apollolake: Add GPIO devicesZhao, Lijian
2016-04-28soc/intel/apollolake: Add cache for BIOS ROMAndrey Petrov
2016-04-28soc/intel/apollolake: Enable LPC bus interfaceAndrey Petrov
2016-04-28soc/intel/apollolake: Enable RAM cache for cbmem region in ramstageAndrey Petrov
2016-04-28soc/intel/apollolake: Fix northbridge _crs scopeZhao, Lijian
2016-04-28mainboard/amenia: Enable Chrome EC Interface/KeyboardDivya Sasidharan
2016-04-28soc/intel/apollolake: Configure a GPIO for TPM in bootblockAndrey Petrov
2016-04-28soc/intel/apollolake: Avoid marking 0xe0000-0xfffff region usableAndrey Petrov
2016-04-28soc/intel/apollolake: Actually include ACPI PCI IRQ definitionsAndrey Petrov
2016-04-27payloads: Add a stable version of Memtest86+ for reproducibilityMartin Roth
2016-04-27Memtest86Plus/Makefile: Update to common payload makefile formatMartin Roth
2016-04-26board_status/to-wiki: Fix background color of very recent test resultsTimothy Pearson
2016-04-26coreinfo: Update MakefileMartin Roth
2016-04-26nvramcui: Reformat nvramcui.cMartin Roth
2016-04-26nvramcui: Remove unnecessary header filesMartin Roth
2016-04-26mainboard/kgpe-d16|kcma-d8: Update memory test to include second PRNG stageTimothy Pearson
2016-04-26nb/amd/mct_ddr3: Report correct DIMM in MRS setup routinesTimothy Pearson
2016-04-26nb/amd/mct_ddr3: Fix a number of minor errors in RDIMM setupTimothy Pearson
2016-04-25ensure correct byte ordering for cbfs segment listGeorge Trudeau
2016-04-25nb/amd/mct_ddr3: Scale lane delays for each DIMM after MEMCLK changeTimothy Pearson
2016-04-25board_status/to-wiki: Indicate age of test results by background colorTimothy Pearson
2016-04-25payloads/Makefile.inc: Add phony targetsMartin Roth
2016-04-24Reject duplicate results in board-status.Huimin Zhang
2016-04-22fmaptool: Make sure strings are not destroyed on hdestroy()Stefan Reinauer
2016-04-22drivers/ricoh: Fully switch to src/drivers/[X]/[Y]/ schemeStefan Reinauer
2016-04-22soc/intel/quark: Fix MTRR readsLee Leahy
2016-04-22soc/intel/quark: Fix uninitialized variable d_variantLee Leahy
2016-04-22Revert "nb/amd/mct_ddr3: Disable MCE framework during DRAM training"Timothy Pearson
2016-04-22nb/amd/mct_ddr3: Enhance debugging around MEMCLK frequency changeTimothy Pearson
2016-04-22nb/amd/mct_ddr3: Fix RDIMM training on certain DIMMsTimothy Pearson
2016-04-22nb/amd/mct_ddr3: Run fence training on each node after memory clock changeTimothy Pearson
2016-04-22soc/intel/apollolake: Flush L1D to L2 only if loaded segment is in CARFurquan Shaikh
2016-04-22intel/i82801ax: Fix IDE setup console logPatrick Georgi
2016-04-22lint/checkpatch.pl: escape \{ in perl regex to fix warningsAlexander Couzens
2016-04-21util/lint: Find unsigned variables with no length specifiedMartin Roth
2016-04-21libpayload: time: split time.h from libpayload.hStef van Os
2016-04-21lint: Add check for amd & apple mainboard license headersMartin Roth
2016-04-21coreinfo: Build libpayload in coreinfo directoryIru Cai
2016-04-21lib: add common write_tables() implementationAaron Durbin
2016-04-21lib/coreboot_table: add architecture hooks for adding tablesAaron Durbin
2016-04-21lib/bootmem: allow architecture specific bootmem rangesAaron Durbin
2016-04-21lib: add helper for constructing coreboot forwarding tableAaron Durbin
2016-04-21arch/x86: remove low coreboot table supportAaron Durbin
2016-04-21arch/x86: clean up write_tables()Aaron Durbin
2016-04-21arch: only print cbmem entries in one placeAaron Durbin
2016-04-21arch: use Kconfig variable for coreboot table sizeAaron Durbin
2016-04-21arch/riscv/tables: remove confusion over write_tables()Aaron Durbin
2016-04-21arch/power8/tables: remove confusion over write_tables()Aaron Durbin
2016-04-21soc/intel/apollolake: Set default memory type to uncacheableFurquan Shaikh
2016-04-21AGESA vendorcode: Fix type mismatchKyösti Mälkki
2016-04-21xcompile: support being called from payloads/external/.../.../Stefan Reinauer
2016-04-21imgtec/pistachio: Fix memlayout ASSERT with new binutilsStefan Reinauer
2016-04-21mainboard/apple: add license headersNoah Glovsky
2016-04-21mainboard/amd: add license headersNoah Glovsky
2016-04-20intel/fsp_broadwell_de: fix SPD CBFS file typeStef van Os
2016-04-20soc/intel/apollolake: add definitions for direct IRQBora Guvendik
2016-04-20mainboard/amenia: add the inital files for amenia boardZhao, Lijian
2016-04-20soc/intel/apollolake: configure interrupt trigger modeJagadish Krishnamoorthy
2016-04-20vboot: Compile loader in postcar as wellAndrey Petrov
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-27 09:29:01 +0000