summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/guybrush/variants/baseboard/devicetree.cb12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb b/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
index 8a9543da2b..7fb3c7e6c8 100644
--- a/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
@@ -52,23 +52,23 @@ chip soc/amd/cezanne
register "stt_control" = "1"
register "stt_pcb_sensor_count" = "2"
register "stt_min_limit" = "0"
- register "stt_m1" = "0x0319"
- register "stt_m2" = "0x01A0"
+ register "stt_m1" = "0x03A0"
+ register "stt_m2" = "0xFFC9"
register "stt_m3" = "0"
register "stt_m4" = "0"
register "stt_m5" = "0"
register "stt_m6" = "0"
- register "stt_c_apu" = "0xE99F"
+ register "stt_c_apu" = "0x0901"
register "stt_c_gpu" = "0"
register "stt_c_hs2" = "0"
- register "stt_alpha_apu" = "0xCCD"
+ register "stt_alpha_apu" = "0x199A"
register "stt_alpha_gpu" = "0"
register "stt_alpha_hs2" = "0"
register "stt_skin_temp_apu" = "0x2D00"
register "stt_skin_temp_gpu" = "0"
register "stt_skin_temp_hs2" = "0"
- register "stt_error_coeff" = "0xD"
- register "stt_error_rate_coefficient" = "0x8F6"
+ register "stt_error_coeff" = "0x21"
+ register "stt_error_rate_coefficient" = "0xCCD"
register "system_configuration" = "2"