summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb24
1 files changed, 12 insertions, 12 deletions
diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
index d08ac368a4..16939e137d 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
@@ -76,14 +76,14 @@ chip soc/intel/elkhartlake
# LPSS Serial IO (I2C/UART/GSPI) related UPDs
register "SerialIoI2cMode" = "{
- [PchSerialIoIndexI2C0] = PchSerialIoPci,
- [PchSerialIoIndexI2C1] = PchSerialIoDisabled,
- [PchSerialIoIndexI2C2] = PchSerialIoPci,
- [PchSerialIoIndexI2C3] = PchSerialIoPci,
+ [PchSerialIoIndexI2C0] = PchSerialIoDisabled,
+ [PchSerialIoIndexI2C1] = PchSerialIoPci,
+ [PchSerialIoIndexI2C2] = PchSerialIoDisabled,
+ [PchSerialIoIndexI2C3] = PchSerialIoDisabled,
[PchSerialIoIndexI2C4] = PchSerialIoPci,
[PchSerialIoIndexI2C5] = PchSerialIoDisabled,
- [PchSerialIoIndexI2C6] = PchSerialIoPci,
- [PchSerialIoIndexI2C7] = PchSerialIoPci,
+ [PchSerialIoIndexI2C6] = PchSerialIoDisabled,
+ [PchSerialIoIndexI2C7] = PchSerialIoDisabled,
}"
register "SerialIoI2cPadsTermination" = "{
@@ -151,8 +151,8 @@ chip soc/intel/elkhartlake
device pci 08.0 off end # GNA
device pci 09.0 off end # CPU Intel Trace Hub
- device pci 10.0 on end # I2C6
- device pci 10.1 on end # I2C7
+ device pci 10.0 off end # I2C6
+ device pci 10.1 off end # I2C7
device pci 10.5 on end # Integrated Error Handler
device pci 11.0 off end # Intel PSE UART0
@@ -180,10 +180,10 @@ chip soc/intel/elkhartlake
device pci 14.0 on end # USB3.1 xHCI
device pci 14.1 off end # USB3.1 xDCI (OTG)
- device pci 15.0 on end # I2C0
+ device pci 15.0 off end # I2C0
device pci 15.1 on end # I2C1
- device pci 15.2 on end # I2C2
- device pci 15.3 on end # I2C3
+ device pci 15.2 off end # I2C2
+ device pci 15.3 off end # I2C3
device pci 16.0 on end # Management Engine Interface 1
device pci 16.1 on end # Management Engine Interface 2
@@ -201,7 +201,7 @@ chip soc/intel/elkhartlake
device pci 18.6 off end # Intel PSE QEP3
device pci 19.0 on end # I2C4
- device pci 19.1 on end # I2C5
+ device pci 19.1 off end # I2C5
device pci 19.2 on end # UART2
device pci 1a.0 on end # eMMC