summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/brya/variants/baseboard/brask/devicetree.cb3
-rw-r--r--src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb3
-rw-r--r--src/mainboard/google/brya/variants/redrix/overridetree.cb2
3 files changed, 8 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/brask/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/brask/devicetree.cb
index 76d437c694..4ffc41dfa2 100644
--- a/src/mainboard/google/brya/variants/baseboard/brask/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/brask/devicetree.cb
@@ -68,6 +68,9 @@ chip soc/intel/alderlake
register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
register "PchHdaIDispCodecEnable" = "1"
+ # FIVR RFI Spread Spectrum 1.5%
+ register "FivrSpreadSpectrum" = "FIVR_SS_1_5"
+
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |
diff --git a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
index 154f69799f..c89f24fde4 100644
--- a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
@@ -74,6 +74,9 @@ chip soc/intel/alderlake
register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
register "PchHdaIDispCodecEnable" = "1"
+ # FIVR RFI Spread Spectrum 1.5%
+ register "FivrSpreadSpectrum" = "FIVR_SS_1_5"
+
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |
diff --git a/src/mainboard/google/brya/variants/redrix/overridetree.cb b/src/mainboard/google/brya/variants/redrix/overridetree.cb
index 0ed6c529e3..ce9ba373a3 100644
--- a/src/mainboard/google/brya/variants/redrix/overridetree.cb
+++ b/src/mainboard/google/brya/variants/redrix/overridetree.cb
@@ -34,6 +34,8 @@ chip soc/intel/alderlake
register "SaGv" = "SaGv_Enabled"
register "CnviBtAudioOffload" = "true"
+ # FIVR RFI Spread Spectrum 6%
+ register "FivrSpreadSpectrum" = "FIVR_SS_6"
# Intel Common SoC Config
#+-------------------+---------------------------+