4 files changed, 24 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801ax/lpc.c b/src/southbridge/intel/i82801ax/lpc.c
index db03a5897c..212c95f270 100644
--- a/src/southbridge/intel/i82801ax/lpc.c
+++ b/src/southbridge/intel/i82801ax/lpc.c
@@ -104,6 +104,12 @@ static void i82801ax_enable_ioapic(struct device *dev)
 	printk(BIOS_DEBUG, "IOAPIC Southbridge enabled %x\n", reg32);
 
 	set_ioapic_id(IO_APIC_ADDR, 0x02);
+
+	/*
+	 * Select Boot Configuration register (0x03) and
+	 * use Processor System Bus (0x01) to deliver interrupts.
+	 */
+	io_apic_write(IO_APIC_ADDR, 0x03, 0x01);
 }
 
 static void i82801ax_enable_serial_irqs(struct device *dev)
diff --git a/src/southbridge/intel/i82801bx/lpc.c b/src/southbridge/intel/i82801bx/lpc.c
index c5e976c136..13b15996dc 100644
--- a/src/southbridge/intel/i82801bx/lpc.c
+++ b/src/southbridge/intel/i82801bx/lpc.c
@@ -105,6 +105,12 @@ static void i82801bx_enable_ioapic(struct device *dev)
 	printk(BIOS_DEBUG, "IOAPIC Southbridge enabled %x\n", reg32);
 
 	set_ioapic_id(IO_APIC_ADDR, 0x02);
+
+	/*
+	 * Select Boot Configuration register (0x03) and
+	 * use Processor System Bus (0x01) to deliver interrupts.
+	 */
+	io_apic_write(IO_APIC_ADDR, 0x03, 0x01);
 }
 
 static void i82801bx_enable_serial_irqs(struct device *dev)
diff --git a/src/southbridge/intel/i82801cx/lpc.c b/src/southbridge/intel/i82801cx/lpc.c
index 79998bc722..f9c0ece4fe 100644
--- a/src/southbridge/intel/i82801cx/lpc.c
+++ b/src/southbridge/intel/i82801cx/lpc.c
@@ -42,6 +42,12 @@ static void i82801cx_enable_ioapic(struct device *dev)
 	printk(BIOS_DEBUG, "IOAPIC Southbridge enabled %x\n", reg32);
 
 	set_ioapic_id(IO_APIC_ADDR, 0x02);
+
+	/*
+	 * Select Boot Configuration register (0x03) and
+	 * use Processor System Bus (0x01) to deliver interrupts.
+	 */
+	io_apic_write(IO_APIC_ADDR, 0x03, 0x01);
 }
 
 // This is how interrupts are received from the Super I/O chip
diff --git a/src/southbridge/intel/i82801dx/lpc.c b/src/southbridge/intel/i82801dx/lpc.c
index 69ec110d6e..cf4e132e3b 100644
--- a/src/southbridge/intel/i82801dx/lpc.c
+++ b/src/southbridge/intel/i82801dx/lpc.c
@@ -68,6 +68,12 @@ static void i82801dx_enable_ioapic(struct device *dev)
 	printk(BIOS_DEBUG, "IOAPIC Southbridge enabled %x\n", reg32);
 
 	set_ioapic_id(IO_APIC_ADDR, 0x02);
+
+	/*
+	 * Select Boot Configuration register (0x03) and
+	 * use Processor System Bus (0x01) to deliver interrupts.
+	 */
+	io_apic_write(IO_APIC_ADDR, 0x03, 0x01);
 }
 
 static void i82801dx_enable_serial_irqs(struct device *dev)